


CY8C21634, CY8C21534 CY8C21434, CY8C21334, CY8C21234

PSoC[®] Mixed-Signal Array

Features

- Powerful Harvard Architecture Processor
 - □ M8C Processor Speeds to 24 MHz
 - □ Low power at high speed
 - □ 2.4V to 5.25V Operating Voltage
 - □ Operating Voltages Down to 1.0V using On-Chip Switch Mode Pump (SMP)
 - □ Industrial Temperature Range: -40°C to +85°C
- Advanced Peripherals (PSoC Blocks)
 - □ 4 Analog Type "E" PSoC Blocks provide:
 - · 2 Comparators with DAC Refs
 - Single or Dual 8-Bit 28 Channel ADC
 - ☐ 4 Digital PSoC Blocks provide:
 - 8 to 32-Bit Timers, Counters, and PWMs
 - CRC and PRS Modules
 - Full-Duplex UART, SPI™ Master or Slave
 - Connectable to All GPIO Pins
 - Complex Peripherals by Combining Blocks
- Flexible On-Chip Memory
 - □ 8K Flash Program Storage 50,000 Erase/Write Cycles
 - □ 512 Bytes SRAM Data Storage
 - □ In-System Serial Programming (ISSP™)
 - Partial Flash Updates
 - □ Flexible Protection Modes
 - □ EEPROM Emulation in Flash
- Complete Development Tools
 - □ Free Development Software (PSoC Designer™)
 - □ Full-Featured, In-Circuit Emulator and Programmer
 - □ Full Speed Emulation
 - □ Complex Breakpoint Structure
 - □ 128K Trace Memory
- Precision, Programmable Clocking
 - □ Internal ±2.5% 24/48 MHz Oscillator
 - □ Internal Oscillator for Watchdog and Sleep
- Programmable Pin Configurations
 - □ 25 mA Drive on All GPIO
 - □ Pull Up, Pull Down, High Z, Strong, or Open Drain Drive Modes on All GPIO
 - Up to 8 Analog Inputs on GPIO
 - □ Configurable Interrupt on All GPIO

- Versatile Analog Mux
 - □ Common Internal Analog Bus
 - □ Simultaneous Connection of IO Combinations
 - □ Capacitive Sensing Application Capability
- Additional System Resources
 - □ I²CTM Master, Slave and Multi-Master to 400 kHz
 - □ Watchdog and Sleep Timers
 - □ User-Configurable Low Voltage Detection
 - □ Integrated Supervisory Circuit
 - □ On-Chip Precision Voltage Reference





PSoC® Functional Overview

The PSoC® family consists of many Mixed-Signal Array with On-Chip Controller devices. These devices are designed to replace multiple traditional MCU-based system components with one low cost single-chip programmable component. A PSoC device includes configurable blocks of analog and digital logic, and programmable interconnect. This architecture enables the user to create customized peripheral configurations, to match the requirements of each individual application. Additionally, a fast CPU, Flash program memory, SRAM data memory, and configurable IO are included in a range of convenient pinouts.

The PSoC architecture, shown in Figure 1, consists of four main areas: the Core, the System Resources, the Digital System, and the Analog System. Configurable global bus resources allow combining all the device resources into a complete custom system. Each CY8C21x34 PSoC device includes four digital blocks and four analog blocks. Depending on the PSoC package, up to 28 general purpose IO (GPIO) are also included. The GPIO provide access to the global digital and analog interconnects.

The PSoC Core

The PSoC Core is a powerful engine that supports a rich instruction set. It encompasses SRAM for data storage, an interrupt controller, sleep and watchdog timers, and IMO (internal main oscillator) and ILO (internal low speed oscillator). The CPU core, called the M8C, is a powerful processor with speeds up to 24 MHz. The M8C is a four MIPS 8-bit Harvard architecture microprocessor.

System Resources provide the following additional capabilities:

- Digital clocks to increase the flexibility of the PSoC mixed-signal arrays.
- I2C functionality to implement an I2C master and slave.
- An internal voltage reference, MultiMaster, that provides an absolute value of 1.3V to a number of PSoC subsystems.
- A switch mode pump (SMP) that generates normal operating voltages off a single battery cell.
- Various system resets supported by the M8C.

The Digital System consists of an array of digital PSoC blocks that may be configured into any number of digital peripherals. The digital blocks are connected to the GPIO through a series of global buses that can route any signal to any pin, freeing designs from the constraints of a fixed peripheral controller.

The Analog System consists of four analog PSoC blocks, supporting comparators and analog-to-digital conversion up to 8 bits in precision.

The Digital System


The Digital System consists of 4 digital PSoC blocks. Each block is an 8-bit resource that is used alone or combined with other blocks to form 8, 16, 24, and 32-bit peripherals, which are called user module references. Digital peripheral configurations include the following.

- PWMs (8 to 32 bit)
- PWMs with Dead band (8 to 32 bit)
- Counters (8 to 32 bit)
- Timers (8 to 32 bit)
- UART 8 bit with selectable parity
- SPI master and slave
- I2C slave and multi-master
- Cyclical Redundancy Checker/Generator (8 to 32 bit)
- IrDA
- Pseudo Random Sequence Generators (8 to 32 bit)

The digital blocks are connected to any GPIO through a series of global buses that can route any signal to any pin. The buses also allow for signal multiplexing and for performing logic operations. This configurability frees your designs from the constraints of a fixed peripheral controller.

Digital blocks are provided in rows of four, where the number of blocks varies by PSoC device family. This allows the optimum choice of system resources for your application. Family resources are shown in Table 1 on page 4.

Figure 1. Digital System Block Diagram



Page 2 of 43




The Analog System

The Analog System consists of 4 configurable blocks that allow the creation of complex analog signal flows. Analog peripherals are very flexible and may be customized to support specific application requirements. Some of the common PSoC analog functions for this device (most available as user modules) are:

- Analog-to-digital converters (single or dual, with 8-bit resolution)
- Pin-to-pin comparator
- Single-ended comparators (up to 2) with absolute (1.3V) reference or 8-bit DAC reference
- 1.3V reference (as a System Resource)

In most PSoC devices, analog blocks are provided in columns of three, which includes one CT (Continuous Time) and two SC (Switched Capacitor) blocks. The CY8C21x34 devices provide limited functionality Type "E" analog blocks. Each column contains one CT Type E block and one SC Type E block. Refer to the PSoC Mixed-Signal Array Technical Reference Manual for detailed information on the CY8C21x34's Type E analog blocks.

Figure 2. Analog System Block Diagram



The Analog Multiplexer System

The Analog Mux Bus can connect to every GPIO pin. Pins may be connected to the bus individually or in any combination. The bus also connects to the analog system for analysis with comparators and analog-to-digital converters. An additional 8:1 analog input multiplexer provides a second path to bring Port 0 pins to the analog array.

Switch control logic enables selected pins to precharge continuously under hardware control. This enables capacitive measurement for applications such as touch sensing. Other multiplexer applications include:

- Track pad, finger sensing.
- Chip-wide mux that allows analog input from any IO pin.
- Crosspoint connection between any IO pin combinations.

When designing capacitive sensing applications, refer to the signal-to-noise system level requirement found in Application Note AN2403 on the Cypress web site at http://www.cypress.com.

Additional System Resources

System Resources, some of which are listed in the previous sections, provide additional capability useful to complete systems. Additional resources include a switch mode pump, low voltage detection, and power on reset. Brief statements describing the merits of each system resource follow.

- Digital clock dividers provide three customizable clock frequencies for use in applications. The clocks may be routed to both the digital and analog systems. Additional clocks can be generated using digital PSoC blocks as clock dividers.
- The I2C module provides 100 and 400 kHz communication over two wires. Slave, master, and multi-master modes are all supported.
- Low Voltage Detection (LVD) interrupts can signal the application of falling voltage levels, while the advanced POR (Power On Reset) circuit eliminates the need for a system supervisor.
- An internal 1.3 voltage reference provides an absolute reference for the analog system, including ADCs and DACs.
- An integrated switch mode pump (SMP) generates normal operating voltages from a single 1.2V battery cell, providing a low cost boost converter.
- Versatile analog multiplexer system.

Document Number: 38-12025 Rev. *M Page 3 of 43



PSoC Device Characteristics

Depending on your PSoC device characteristics, the digital and analog systems can have 16, 8, or 4 digital blocks and 12, 6, or 4 analog blocks. Table 1 lists the resources available for specific PSoC device groups. The PSoC device covered by this data sheet is highlighted in this table.

Table 1. PSoC Device Characteristics

PSoC Part Number	Digital IO	Digital Rows	Digital Blocks	Analog Inputs	Analog Outputs	Analog Columns	Analog Blocks	SRAM Size	Flash Size
CY8C29x66	up to 64	4	16	12	4	4	12	2K	32K
CY8C27x43	up to 44	2	8	12	4	4	12	256 Bytes	16K
CY8C24x94	56	1	4	48	2	2	6	1K	16K
CY8C24x23A	up to 24	1	4	12	2	2	6	256 Bytes	4K
CY8C21x34	up to 28	1	4	28	0	2	4 ^a	512 Bytes	8K
CY8C21x23	16	1	4	8	0	2	4 ^a	256 Bytes	4K
CY8C20x34	up to 28	0	0	28	0	0	3 ^b	512 Bytes	8K

- a. Limited analog functionality.
- b. Two analog blocks and one CapSense.

Getting Started

The quickest path to understanding the PSoC silicon is by reading this data sheet and using the PSoC Designer Integrated Development Environment (IDE). This data sheet is an overview of the PSoC integrated circuit and presents specific pin, register, and electrical specifications. For in-depth information with detailed programming information, refer the PSoC Mixed-Signal Array Technical Reference Manual available at http://www.cypress.com/psoc.

For up-to-date Ordering, Packaging, and Electrical Specification information, refer the latest PSoC device data sheets at http://www.cypress.com.

Development Kits

Development Kits are available from the following distributors: Digi-Key, Avnet, Arrow, and Future. The Cypress Online Store

contains development kits, C compilers, and all accessories for PSoC development. Go to the Cypress Online Store web site at http://www.cypress.com, click the Online Store shopping cart icon at the bottom of the web page, and click PSoC (Programmable System-on-Chip) to view a current list of available items.

Technical Training Modules

Free PSoC technical training modules are available for users new to PSoC. Training modules cover designing, debugging, advanced analog and CapSense. Go to http://www.cypress.com/techtrain.

Consultants

Certified PSoC Consultants offer everything from technical assistance to completed PSoC designs. To contact or become a PSoC Consultant go to http://www.cypress.com, click on Design Support located on the left side of the web page, and select CYPros Consultants.

Technical Support

PSoC application engineers take pride in fast and accurate response. They can be reached with a 4-hour guaranteed response at http://www.cypress.com/support.

Application Notes

A long list of application notes can assist you in every aspect of your design effort. To view the PSoC application notes, go to the http://www.cypress.com web site and select Application Notes under the Design Resources list located in the center of the web page. Application notes are sorted by date by default.

Development Tools

PSoC Designer is a Microsoft® Windows-based, integrated development environment for the Programmable System-on-Chip (PSoC) devices. The PSoC Designer IDE and application runs on Windows NT 4.0, Windows 2000, Windows Millennium (Me), or Windows XP. (See Figure 3 on page 5)


PSoC Designer helps the customer to select an operating configuration for the PSoC, write application code that uses the PSoC, and debug the application. This system provides design database management by project, an integrated debugger with In-Circuit Emulator, in-system programming support, and the CYASM macro assembler for the CPUs.

PSoC Designer also supports a high-level C language compiler developed specifically for the devices in the family.

Document Number: 38-12025 Rev. *M Page 4 of 43



Figure 3. PSoC Designer Subsystems



PSoC Designer Software Subsystems

Device Editor

The device editor subsystem enables the user to select different onboard analog and digital components called user modules using the PSoC blocks. Examples of user modules are ADCs, DACs, Amplifiers, and Filters.

The device editor also supports easy development of multiple configurations and dynamic reconfiguration. Dynamic reconfiguration allows changing configurations at run time.

PSoC Designer sets up power on initialization tables for selected PSoC block configurations and creates source code for an application framework. The framework contains software to operate the selected components and, if the project uses more than one operating configuration, contains routines to switch between different sets of PSoC block configurations at run time. PSoC Designer can print out a configuration sheet for a given project configuration for use during application programming in conjunction with the Device Data Sheet. After the framework is generated, the user can add application-specific code to flesh out the framework. It is also possible to change the selected components and regenerate the framework.

Design Browser

The Design Browser enables users to select and import preconfigured designs into the user's project. Users can easily browse a catalog of preconfigured designs to facilitate time-to-design. Examples provided in the tools include a 300-baud modem, LIN Bus master and slave, fan controller, and magnetic card reader.

Application Editor

In the Application Editor you can edit your C language and Assembly language source code. You can also assemble, compile, link, and build.

Assembler. The macro assembler allows the seamless merging of the assembly code with C code. The link libraries automatically use absolute addressing or are compiled in relative mode, and linked with other software modules to get absolute addressing.

C Language Compiler. A C language compiler that supports the PSoC family of devices is available. Even if you have never worked in the C language before, the product quickly helps you create complete C programs for the PSoC family devices.

The embedded, optimizing C compiler provides all the features of C tailored to the PSoC architecture. It comes complete with embedded libraries providing port and bus operations, standard keypad and display support, and extended math functionality.

Debugger

The PSoC Designer Debugger subsystem provides hardware in-circuit emulation, allowing the designer to test the program in a physical system while providing an internal view of the PSoC device. Debugger commands allow the designer to read the program and read and write data memory, read and write IO registers, read and write CPU registers, set and clear breakpoints, and provide program run, halt, and step control. The debugger also allows the designer to create a trace buffer of registers and memory locations of interest.

Online Help System

The online help system displays online, context-sensitive help for the user. Designed for procedural and quick reference, each functional subsystem has its own context-sensitive help. This system also provides tutorials and links to FAQs and an Online Support Forum to aid the designer in getting started.

Hardware Tools

In-Circuit Emulator

A low cost, high functionality ICE (In-Circuit Emulator) is available for development support. This hardware has the capability to program single devices.

The emulator consists of a base unit that connects to the PC by way of a USB port. The base unit is universal and operates with all PSoC devices. Emulation pods for each device family are available separately. The emulation pod takes the place of the PSoC device in the target board and performs full speed (24 MHz) operation.

Document Number: 38-12025 Rev. *M Page 5 of 43



Designing with User Modules

The development process for the PSoC device differs from that of a traditional fixed function microprocessor. The configurable analog and digital hardware blocks give the PSoC architecture a unique flexibility that pays dividends in managing specification change during development and by lowering inventory costs. These configurable resources, called PSoC Blocks, have the ability to implement a wide variety of user-selectable functions. Each block has several registers that determine its function and connectivity to other blocks, multiplexers, buses and to the IO pins. Iterative development cycles permit you to adapt the hardware and software. This substantially lowers the risk of having to select a different part to meet the final design requirements.


To speed the development process, the PSoC Designer Integrated Development Environment (IDE) provides a library of pre-built, pre-tested hardware peripheral functions, called "User Modules." User modules make selecting and implementing peripheral devices simple, and come in analog, digital, and mixed signal varieties. The standard User Module library contains over 50 common peripherals such as ADCs, DACs Timers, Counters, UARTs, and other uncommon peripherals, such as DTMF Generators and Bi-Quad analog filter sections.

Each user module establishes the basic register settings that implement the selected function. It also provides parameters that allow you to tailor its precise configuration to your particular application. For example, a Pulse Width Modulator User Module configures one or more digital PSoC blocks, one for each 8 bits of resolution. The user module parameters permit you to establish the pulse width and duty cycle. User modules also provide tested software to cut your development time. The user module application programming interface (API) provides high-level functions to control and respond to hardware events at run time. The API also provides optional interrupt service routines that you can adapt as needed.

The API functions are documented in user module data sheets that are viewed directly in the PSoC Designer IDE. These data sheets explain the internal operation of the user module and provide performance specifications. Each data sheet describes the use of each user module parameter and documents the setting of each register controlled by the user module.

The development process starts when you open a new project and bring up the Device Editor, a graphical user interface (GUI) for configuring the hardware. You can pick the user modules you need for your project and map them onto the PSoC blocks with point-and-click simplicity. Next, you build signal chains by interconnecting user modules to each other and the IO pins. At this stage, you must also configure the clock source connections and enter parameter values directly or by selecting values from drop-down menus. When you are ready to test the hardware configuration or move on to developing code for the project, perform the "Generate Application" step. This causes PSoC Designer to generate source code that automatically configures the device to your specification and provides the high-level user module API functions.

Figure 4. User Module and Source Code Development Flows



The next step is to write your main program, and any sub-routines using PSoC Designer's Application Editor subsystem. The Application Editor includes a Project Manager that allows you to open the project source code files (including all generated code files) from a hierarchal view. The source code editor provides syntax coloring and advanced edit features for both C and assembly language. File search capabilities include simple string searches and recursive "grep-style" patterns. A single mouse click invokes the Build Manager. It employs a professional-strength "makefile" system to automatically analyze all file dependencies and run the compiler and assembler as necessary. Project-level options control optimization strategies used by the compiler and linker. Syntax errors are displayed in a console window. Double clicking the error message takes you directly to the offending line of source code. When all is correct, the linker builds a HEX file image suitable for programming.

The last step in the development process takes place inside the PSoC Designer's Debugger subsystem. The Debugger downloads the HEX image to the In-Circuit Emulator (ICE) where it runs at full speed. Debugger capabilities rival those of systems costing many times more. In addition to traditional single-step, run-to-breakpoint and watch-variable features, the Debugger provides a large trace buffer and enables you to define complex breakpoint events that include monitoring address and data bus values, memory locations, and external signals.



Document Conventions

Acronyms Used

The following table lists the acronyms that are used in this document.

Table 2. Acronyms Used

Acronym	Description
AC	alternating current
ADC	analog-to-digital converter
API	application programming interface
CPU	central processing unit
CT	continuous time
DAC	digital-to-analog converter
DC	direct current
ECO	external crystal oscillator
EEPROM	electrically erasable programmable read-only memory
FSR	full scale range
GPIO	general purpose IO
GUI	graphical user interface
HBM	human body model
ICE	in-circuit emulator
ILO	internal low speed oscillator
IMO	internal main oscillator
Ю	input/output
IPOR	imprecise power on reset
LSb	least-significant bit
LVD	low voltage detect
MSb	most-significant bit
PC	program counter
PLL	phase-locked loop
POR	power on reset
PPOR	precision power on reset
PSoC®	Programmable System-on-Chip™
PWM	pulse width modulator
SC	switched capacitor
SLIMO	slow IMO
SMP	switch mode pump
SRAM	static random access memory

Units of Measure

A units of measure table is located in the Electrical Specifications section. Table 2 on page 7 lists all the abbreviations used to measure the PSoC devices.

Numeric Naming

Hexadecimal numbers are represented with all letters in uppercase with an appended lowercase 'h' (for example, '14h' or '3Ah'). Hexadecimal numbers may also be represented by a '0x' prefix, the C coding convention. Binary numbers have an appended lowercase 'b' (for example, 01010100b' or '01000011b'). Numbers not indicated by an 'h', 'b', or 0x are decimal.

Document Number: 38-12025 Rev. *M Page 7 of 43



Pin Information

The CY8C21x34 PSoC device is available in a variety of packages which are listed in the following tables. Every port pin (labeled with a "P") is capable of Digital IO and connection to the common analog bus. However, Vss, Vdd, SMP, and XRES are not capable of Digital IO.

16-Pin Part Pinout

Figure 5. CY8C21234 16-Pin PSoC Device




Table 3. Pin Definitions - CY8C21234 16-Pin (SOIC)

Pin No.	Туре		Name	Description
FIII NO.	Digital	Analog	Ivallie	Description
1	Ю	I, M	P0[7]	Analog column mux input.
2	Ю	I, M	P0[5]	Analog column mux input.
3	Ю	I, M	P0[3]	Analog column mux input, integrating input.
4	Ю	I, M	P0[1]	Analog column mux input, integrating input.
5	Power		SMP	Switch Mode Pump (SMP) connection to required external components.
6	Power		Vss	Ground connection.
7	Ю	М	P1[1]	I2C Serial Clock (SCL), ISSP-SCLK*.
8	Power		Vss	Ground connection.
9	Ю	М	P1[0]	I2C Serial Data (SDA), ISSP-SDATA*.
10	Ю	М	P1[2]	
11	Ю	М	P1[4]	Optional External Clock Input (EXTCLK).
12	Ю	I, M	P0[0]	Analog column mux input.
13	Ю	I, M	P0[2]	Analog column mux input.
14	Ю	I, M	P0[4]	Analog column mux input.
15	Ю	I, M	P0[6]	Analog column mux input.
16	Power		Vdd	Supply voltage.

LEGEND A = Analog, I = Input, O = Output, and M = Analog Mux Input.

Document Number: 38-12025 Rev. *M Page 8 of 43

^{*} These are the ISSP pins, which are not High Z at POR (Power On Reset). See the PSoC Mixed-Signal Array Technical Reference Manual for details.



Figure 6. CY8C21334 20-Pin PSoC Device




Table 4. Pin Definitions - CY8C21334 20-Pin (SSOP)

Pin No.		Гуре	Name	Description
	Digital	Analog		
1	0	I, M	P0[7]	Analog column mux input.
2	Ю	I, M	P0[5]	Analog column mux input.
3	Ю	I, M	P0[3]	Analog column mux input, integrating input.
4	Ю	I, M	P0[1]	Analog column mux input, integrating input.
5	Power		Vss	Ground connection.
6	Ю	М	P1[7]	I2C Serial Clock (SCL).
7	Ю	М	P1[5]	I2C Serial Data (SDA).
8	Ю	М	P1[3]	
9	Ю	М	P1[1]	I2C Serial Clock (SCL), ISSP-SCLK*.
10	Power		Vss	Ground connection.
11	Ю	М	P1[0]	I2C Serial Data (SDA), ISSP-SDATA*.
12	Ю	М	P1[2]	
13	Ю	М	P1[4]	Optional External Clock Input (EXTCLK).
14	Ю	М	P1[6]	
15	Input		XRES	Active high external reset with internal pull down.
16	Ю	I, M	P0[0]	Analog column mux input.
17	Ю	I, M	P0[2]	Analog column mux input.
18	Ю	I, M	P0[4]	Analog column mux input.
19	Ю	I, M	P0[6]	Analog column mux input.
20	Power		Vdd	Supply voltage.

 $\textbf{LEGEND} \ \ A = Analog, \ I = Input, \ O = Output, \ and \ M = Analog \ Mux \ Input.$

Document Number: 38-12025 Rev. *M Page 9 of 43

^{*} These are the ISSP pins, which are not High Z at POR (Power On Reset). See the PSoC Mixed-Signal Array Technical Reference Manual for details.



Figure 7. CY8C21534 28-Pin PSoC Device




Table 5. Pin Definitions - CY8C21534 28-Pin (SSOP)

Pin No.	Т	уре	Name	Description
Pili No.	Digital	Analog	Name	Description
1	Ю	I, M	P0[7]	Analog column mux input.
2	Ю	I, M	P0[5]	Analog column mux input and column output.
3	Ю	I, M	P0[3]	Analog column mux input and column output, integrating input.
4	Ю	I, M	P0[1]	Analog column mux input, integrating input.
5	Ю	M	P2[7]	
6	Ю	М	P2[5]	
7	Ю	I, M	P2[3]	Direct switched capacitor block input.
8	Ю	I, M	P2[1]	Direct switched capacitor block input.
9	Power		Vss	Ground connection.
10	Ю	M	P1[7]	I2C Serial Clock (SCL).
11	Ю	M	P1[5]	I2C Serial Data (SDA).
12	Ю	М	P1[3]	
13	Ю	M	P1[1]	I2C Serial Clock (SCL), ISSP-SCLK*.
14	Power		Vss	Ground connection.
15	Ю	M	P1[0]	I2C Serial Data (SDA), ISSP-SDATA*.
16	Ю	М	P1[2]	
17	Ю	М	P1[4]	Optional External Clock Input (EXTCLK).
18	Ю	М	P1[6]	
19	Input		XRES	Active high external reset with internal pull down.
20	Ю	I, M	P2[0]	Direct switched capacitor block input.
21	Ю	I, M	P2[2]	Direct switched capacitor block input.
22	Ю	М	P2[4]	
23	Ю	M	P2[6]	
24	Ю	I, M	P0[0]	Analog column mux input.
25	Ю	I, M	P0[2]	Analog column mux input.
26	Ю	I, M	P0[4]	Analog column mux input
27	Ю	I, M	P0[6]	Analog column mux input.
28	Power		Vdd	Supply voltage.

LEGEND A: Analog, I: Input, O = Output, and M = Analog Mux Input.

Document Number: 38-12025 Rev. *M Page 10 of 43

^{*} These are the ISSP pins, which are not High Z at POR (Power On Reset). See the PSoC Mixed-Signal Array Technical Reference Manual for details.



Figure 8. CY8C21434 32-Pin PSoC Device




Figure 9. CY8C21634 32-Pin PSoC Device




Figure 10. CY8C21434 32-Pin Sawn PSoC Device




Figure 11. CY8C21634 32-Pin Sawn PSoC Device






Table 6. Pin Definitions - CY8C21434/CY8C21634 32-Pin (QFN**)

No	Pin	Т	уре	Name	Description
10	No.	Digital	Analog	Name	Description
10	1	Ю	I, M	P0[1]	Analog column mux input, integrating input.
10	2	IO	М	P2[7]	
S	3	Ю	М	P2[5]	
Forward	4	Ю	M	P2[3]	
6 Power SMP Switch Mode Pump (SMP) connection to required external components in CY8C21634 part. 7 IO M P3[1] In CY8C21434 part. 7 Power Vss Ground connection in CY8C21634 part. 8 IO M P1[7] I2C Serial Clock (SCL). 9 IO M P1[8] I2C Serial Clock (SCL). 10 IO M P1[1] I2C Serial Data (SDA). 11 IO M P1[1] I2C Serial Clock (SCL), ISSP-SCLK*. 12 Power Vss Ground connection. 13 IO M P1[0] I2C Serial Data (SDA), ISSP-SCLK*. 14 IO M P1[0] I2C Serial Data (SDA), ISSP-SDATA*. 14 IO M P1[2] P1[2] 15 IO M P1[6] P1[6] 17 Input XRES Active high external reset with internal pull down. 18 IO M P3[2] 20 IO M P2[5	Ю	M	P2[1]	
CY8C21634 part.	6	Ю	M	P3[3]	In CY8C21434 part.
7 Power Vss Ground connection in CY8C21634 part. 8 IO M P1[7] I2C Serial Clock (SCL). 9 IO M P1[5] I2C Serial Data (SDA). 10 IO M P1[3] 11 IO M P1[1] I2C Serial Clock (SCL), ISSP-SCLK*. 12 Power Vss Ground connection. 13 IO M P1[0] I2C Serial Data (SDA), ISSP-SDATA*. 14 IO M P1[2] 15 IO M P1[4] Optional External Clock Input (EXTCLK). 16 IO M P1[6] Input XRES Active high external reset with internal pull down. 17 Input XRES Active high external reset with internal pull down. 19 IO M P3[0] 20 IO M P2[0] 21 IO M P2[0] 22 IO M P2[6] 23 IO I, M <td>6</td> <td colspan="2">Power</td> <td>SMP</td> <td></td>	6	Power		SMP	
8 IO M P1[7] I2C Serial Clock (SCL). 9 IO M P1[5] I2C Serial Data (SDA). 10 IO M P1[3] P1[3] 11 IO M P1[1] I2C Serial Clock (SCL), ISSP-SCLK*. 12 Power Vss Ground connection. 13 IO M P1[0] I2C Serial Data (SDA), ISSP-SDATA*. 14 IO M P1[0] I2C Serial Data (SDA), ISSP-SDATA*. 14 IO M P1[0] I2C Serial Data (SDA), ISSP-SDATA*. 15 IO M P1[0] I2C Serial Data (SDA), ISSP-SDATA*. 16 IO M P1[0] P1[0] 17 Input XRES Active high external Clock Input (EXTCLK). 18 IO M P3[0] 19 IO M P3[0] 20 IO M P3[0] 21 IO M P2[2] 22 IO M <t< td=""><td>7</td><td>Ю</td><td>M</td><td>P3[1]</td><td></td></t<>	7	Ю	M	P3[1]	
9 IO M P1[5] I2C Serial Data (SDA). 10 IO M P1[3] IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII	7	Power		Vss	Ground connection in CY8C21634 part.
10	8	Ю	M	P1[7]	I2C Serial Clock (SCL).
11	9	Ю	M	P1[5]	I2C Serial Data (SDA).
12 Power Vss Ground connection. 13 IO M P1[0] I2C Serial Data (SDA), ISSP-SDATA*. 14 IO M P1[2] 15 IO M P1[4] Optional External Clock Input (EXTCLK). 16 IO M P1[6] 17 Input XRES Active high external reset with internal pull down. 18 IO M P3[0] 19 IO M P3[2] 20 IO M P2[0] 21 IO M P2[2] 22 IO M P2[6] 24 IO I, M P0[0] Analog column mux input. 25 IO I, M P0[2] Analog column mux input. 26 IO I, M P0[6] Analog column mux input. 28 Power Vdd Supply voltage. 29 IO I, M P0[5] Analog column mux input. 30 IO	10	Ю	M	P1[3]	
13 IO M P1[0] I2C Serial Data (SDA), ISSP-SDATA*. 14 IO M P1[2] 15 IO M P1[4] Optional External Clock Input (EXTCLK). 16 IO M P1[6] Input XRES Active high external reset with internal pull down. 18 IO M P3[0] P3	11	Ю	M	P1[1]	I2C Serial Clock (SCL), ISSP-SCLK*.
14 IO M P1[2] 15 IO M P1[4] Optional External Clock Input (EXTCLK). 16 IO M P1[6] Input XRES Active high external reset with internal pull down. 18 IO M P3[0] P3[0]	12	Power		Vss	Ground connection.
15 IO M P1[4] Optional External Clock Input (EXTCLK). 16 IO M P1[6] 17 Input XRES Active high external reset with internal pull down. 18 IO M P3[0] 19 IO M P3[2] 20 IO M P2[0] 21 IO M P2[2] 22 IO M P2[4] 23 IO M P2[6] 24 IO I, M P0[0] Analog column mux input. 25 IO I, M P0[2] Analog column mux input. 26 IO I, M P0[4] Analog column mux input. 27 IO I, M P0[6] Analog column mux input. 28 Power Vdd Supply voltage. 29 IO I, M P0[7] Analog column mux input. 30 IO I, M P0[5] Analog column mux input, integrating input.	13	Ю	M	P1[0]	I2C Serial Data (SDA), ISSP-SDATA*.
16 IO M P1[6] 17 Input XRES Active high external reset with internal pull down. 18 IO M P3[0] 19 IO M P3[2] 20 IO M P2[0] 21 IO M P2[2] 22 IO M P2[4] 23 IO M P2[6] 24 IO I, M P0[0] Analog column mux input. 25 IO I, M P0[2] Analog column mux input. 26 IO I, M P0[4] Analog column mux input. 27 IO I, M P0[6] Analog column mux input. 28 Power Vdd Supply voltage. 29 IO I, M P0[7] Analog column mux input. 30 IO I, M P0[5] Analog column mux input, integrating input.	14	Ю	M	P1[2]	
17 Input XRES Active high external reset with internal pull down. 18 IO M P3[0] 19 IO M P3[2] 20 IO M P2[0] 21 IO M P2[2] 22 IO M P2[4] 23 IO M P2[6] 24 IO I, M P0[0] Analog column mux input. 25 IO I, M P0[2] Analog column mux input. 26 IO I, M P0[6] Analog column mux input. 27 IO I, M P0[6] Analog column mux input. 28 Power Vdd Supply voltage. 29 IO I, M P0[7] Analog column mux input. 30 IO I, M P0[5] Analog column mux input. 31 IO I, M P0[3] Analog column mux input, integrating input.	15	Ю	M		Optional External Clock Input (EXTCLK).
18	16	Ю	M	P1[6]	
19 IO M P3[2] 20 IO M P2[0] 21 IO M P2[2] 22 IO M P2[4] 23 IO M P2[6] 24 IO I, M P0[0] Analog column mux input. 25 IO I, M P0[2] Analog column mux input. 26 IO I, M P0[4] Analog column mux input. 27 IO I, M P0[6] Analog column mux input. 28 Power Vdd Supply voltage. 29 IO I, M P0[7] Analog column mux input. 30 IO I, M P0[5] Analog column mux input. 31 IO I, M P0[3] Analog column mux input, integrating input.	17	Input		XRES	Active high external reset with internal pull down.
10	18	Ю	М	P3[0]	
21 IO M P2[2] 22 IO M P2[4] 23 IO M P2[6] 24 IO I, M P0[0] Analog column mux input. 25 IO I, M P0[2] Analog column mux input. 26 IO I, M P0[4] Analog column mux input. 27 IO I, M P0[6] Analog column mux input. 28 Power Vdd Supply voltage. 29 IO I, M P0[7] Analog column mux input. 30 IO I, M P0[5] Analog column mux input. 31 IO I, M P0[3] Analog column mux input, integrating input.	19	Ю	M	P3[2]	
22	20	Ю	M	P2[0]	
23 IO M P2[6] 24 IO I, M P0[0] Analog column mux input. 25 IO I, M P0[2] Analog column mux input. 26 IO I, M P0[4] Analog column mux input. 27 IO I, M P0[6] Analog column mux input. 28 Power Vdd Supply voltage. 29 IO I, M P0[7] Analog column mux input. 30 IO I, M P0[5] Analog column mux input. 31 IO I, M P0[3] Analog column mux input, integrating input.	21	Ю	М	P2[2]	
24 IO I, M P0[0] Analog column mux input. 25 IO I, M P0[2] Analog column mux input. 26 IO I, M P0[4] Analog column mux input. 27 IO I, M P0[6] Analog column mux input. 28 Power Vdd Supply voltage. 29 IO I, M P0[7] Analog column mux input. 30 IO I, M P0[5] Analog column mux input, integrating input. 31 IO I, M P0[3] Analog column mux input, integrating input.	22	Ю	М	P2[4]	
25 IO I, M P0[2] Analog column mux input. 26 IO I, M P0[4] Analog column mux input. 27 IO I, M P0[6] Analog column mux input. 28 Power Vdd Supply voltage. 29 IO I, M P0[7] Analog column mux input. 30 IO I, M P0[5] Analog column mux input. 31 IO I, M P0[3] Analog column mux input, integrating input.	23	Ю	M	P2[6]	
26 IO I, M P0[4] Analog column mux input. 27 IO I, M P0[6] Analog column mux input. 28 Power Vdd Supply voltage. 29 IO I, M P0[7] Analog column mux input. 30 IO I, M P0[5] Analog column mux input. 31 IO I, M P0[3] Analog column mux input, integrating input.	24	Ю	I, M	P0[0]	Analog column mux input.
27 IO I, M P0[6] Analog column mux input. 28 Power Vdd Supply voltage. 29 IO I, M P0[7] Analog column mux input. 30 IO I, M P0[5] Analog column mux input. 31 IO I, M P0[3] Analog column mux input, integrating input.	25	Ю	I, M	P0[2]	Analog column mux input.
28 Power Vdd Supply voltage. 29 IO I, M P0[7] Analog column mux input. 30 IO I, M P0[5] Analog column mux input. 31 IO I, M P0[3] Analog column mux input, integrating input.			I, M	P0[4]	· ·
29IOI, MP0[7]Analog column mux input.30IOI, MP0[5]Analog column mux input.31IOI, MP0[3]Analog column mux input, integrating input.	27	_	I, M	P0[6]	
30 IO I, M P0[5] Analog column mux input. 31 IO I, M P0[3] Analog column mux input, integrating input.	28	Power		Vdd	Supply voltage.
31 IO I, M P0[3] Analog column mux input, integrating input.	29	Ю	I, M	P0[7]	Analog column mux input.
	30	Ю	I, M	P0[5]	Analog column mux input.
32 Power Vss Ground connection.	31	Ю	I, M	P0[3]	Analog column mux input, integrating input.
	32	Power		Vss	Ground connection.

 $\textbf{LEGEND} \ \ A = Analog, \ I = Input, \ O = Output, \ and \ M = Analog \ Mux \ Input.$

Document Number: 38-12025 Rev. *M Page 12 of 43

^{*} These are the ISSP pins, which are not High Z at POR (Power On Reset). See the PSoC Mixed-Signal Array Technical Reference Manual for details.

^{**} The center pad on the QFN package must be connected to ground (Vss) for best mechanical, thermal, and electrical performance. If not connected to ground, it must be electrically floated and not connected to any other signal.



The 56-pin SSOP part is for the CY8C21001 On-Chip Debug (OCD) PSoC device.

Note This part is only used for in-circuit debugging. It is NOT available for production.

Figure 12. CY8C21001 56-Pin PSoC Device




Table 7. Pin Definitions - CY8C21001 56-Pin (SSOP)

Pin No.	Тур	ре	Pin Name	Description
PIII NO.	Digital	Analog	Fill Name	Description
1	Power		Vss	Ground connection.
2	Ю	I	P0[7]	Analog column mux input.
3	Ю	I	P0[5]	Analog column mux input and column output.
4	Ю	I	P0[3]	Analog column mux input and column output.
5	Ю	I	P0[1]	Analog column mux input.
6	Ю		P2[7]	
7	IO		P2[5]	
8	Ю	I	P2[3]	Direct switched capacitor block input.
9	Ю	I	P2[1]	Direct switched capacitor block input.
10			NC	No connection.
11			NC	No connection.
12			NC	No connection.
13			NC	No connection.
14	OCD		OCDE	OCD even data IO.
15	OCD		OCDO	OCD odd data output.
16	Power	•	SMP	Switch Mode Pump (SMP) connection to required external components.
17	Power		Vss	Ground connection.
18	Power Vs		Vss	Ground connection.
19	Ю		P3[3]	

Document Number: 38-12025 Rev. *M Page 13 of 43



Table 7. Pin Definitions - CY8C21001 56-Pin (SSOP) (continued)

	Тур	oe .		
Pin No.	Digital	Analog	Pin Name	Description
20	IO	-	P3[1]	
21			NC	No connection.
22			NC	No connection.
23	IO		P1[7]	I2C Serial Clock (SCL).
24	Ю		P1[5]	I2C Serial Data (SDA).
25		•	NC	No connection.
26	Ю		P1[3]	I _{FMTEST} .
27	Ю		P1[1]	Crystal Input (XTALin), I2C Serial Clock (SCL), ISSP-SCLK*.
28	Power	•	Vss	Ground connection.
29			NC	No connection.
30			NC	No connection.
31	Ю		P1[0]	Crystal Output (XTALout), I2C Serial Data (SDA), ISSP-SDATA*.
32	Ю		P1[2]	V _{FMTEST} .
33	Ю		P1[4]	Optional External Clock Input (EXTCLK).
34	Ю		P1[6]	
35		•	NC	No connection.
36			NC	No connection.
37			NC	No connection.
38			NC	No connection.
39			NC	No connection.
40			NC	No connection.
41	Input		XRES	Active high external reset with internal pull down.
42	OCD		HCLK	OCD high-speed clock output.
43	OCD		CCLK	OCD CPU clock output.
44	IO		P3[0]	
45	Ю		P3[2]	
46			NC	No connection.
47			NC	No connection.
48	Ю	I	P2[0]	
49	IO	I	P2[2]	
50	Ю		P2[4]	
51	Ю		P2[6]	
52	Ю	Ĩ	P0[0]	Analog column mux input.
53	Ю	Ĺ	P0[2]	Analog column mux input and column output.
54	Ю	Ī	P0[4]	Analog column mux input and column output.
55	Ю	I	P0[6]	Analog column mux input.
56	Power		Vdd	Supply voltage.

LEGEND : A = Analog, I = Input, O = Output, and OCD = On-Chip Debug.

Document Number: 38-12025 Rev. *M Page 14 of 43

^{*} These are the ISSP pins, which are not High Z at POR (Power On Reset). See the PSoC Mixed-Signal Array Technical Reference Manual for details.



Register Reference

This chapter lists the registers of the CY8C21x34 PSoC device. For detailed register information, refer the *PSoC Mixed-Signal Array Technical Reference Manual.*

Register Conventions

The register conventions specific to this section are listed in Table 8.

Table 8. Register Conventions

Convention	Description						
R	Read register or bit(s)						
W	Write register or bit(s)						
L	Logical register or bit(s)						
С	Clearable register or bit(s)						
#	Access is bit specific						

Register Mapping Tables

The PSoC device has a total register address space of 512 bytes. The register space is referred to as IO space and is divided into two banks. The XOI bit in the Flag register (CPU_F) determines which bank the user is currently in. When the XOI bit is set the user is in Bank 1.

Note In the following register mapping tables, blank fields are Reserved and must not be accessed.

Table 9. Register Map 0 Table: User Space

Name	Addr (0,Hex)	Access	Name	Addr (0,Hex)	Access	Name	Addr (0,Hex)	Access	Name	Addr (0,Hex)	Access
PRTODR		,			∢			RW			⋖
PRT0DR PRT0IE	00	RW RW		40		ASE10CR0	80 81	KVV		C0	
PRT0GS	02	RW		42			82			C2	
PRT0DM2	03	RW		43			83			C3	
PRT1DR	03	RW		44		ASE11CR0	84	RW	+	C4	+
PRT1IE	05	RW		45		ASETICKU	85	KVV		C5	
PRT1GS	06	RW		46			86			C6	
PRT1DM2	06	RW		46			87			C7	
PRT1DM2 PRT2DR		RW									
PRT2IE	08	RW		48			88			C8	
PRT2IE PRT2GS	09			49			89			C9	
	0A	RW		4A			8A			CA	<u> </u>
PRT2DM2	0B	RW		4B			8B			CB	
PRT3DR	OC	RW		4C			8C			CC	
PRT3IE	0D	RW		4D			8D			CD	
PRT3GS	0E	RW		4E			8E			CE	
PRT3DM2	0F	RW		4F			8F			CF	
	10			50			90		CUR_PP	D0	RW
	11			51			91		STK_PP	D1	RW
	12			52			92			D2	
	13			53			93		IDX_PP	D3	RW
	14			54			94		MVR_PP	D4	RW
	15			55			95		MVW_PP	D5	RW
	16			56			96		I2C_CFG	D6	RW
	17			57			97		I2C_SCR	D7	#
	18			58			98		I2C_DR	D8	RW
	19			59			99		I2C_MSCR	D9	#
	1A			5A			9A		INT_CLR0	DA	RW
	1B			5B			9B		INT_CLR1	DB	RW
	1C			5C			9C			DC	
	1D			5D			9D		INT_CLR3	DD	RW
	1E			5E			9E		INT_MSK3	DE	RW
	1F			5F			9F			DF	

Blank fields are Reserved and must not be accessed.

[#] Access is bit specific.



Table 9. Register Map 0 Table: User Space (continued)

Name	Addr (0,Hex)	Access	Name	Addr (0,Hex)	Access	Name	Addr (0,Hex)	Access	Name	Addr (0,Hex)	Access
DBB00DR0	20	#	AMX_IN	60	RW		A0		INT_MSK0	E0	RW
DBB00DR1	21	W	AMUXCFG	61	RW		A1		INT_MSK1	E1	RW
DBB00DR2	22	RW	PWM_CR	62	RW		A2		INT_VC	E2	RC
DBB00CR0	23	#		63			A3		RES_WDT	E3	W
DBB01DR0	24	#	CMP_CR0	64	#		A4			E4	
DBB01DR1	25	W		65			A5			E5	
DBB01DR2	26	RW	CMP_CR1	66	RW		A6		DEC_CR0	E6	RW
DBB01CR0	27	#		67			A7		DEC_CR1	E7	RW
DCB02DR0	28	#	ADC0_CR	68	#		A8			E8	
DCB02DR1	29	W	ADC1_CR	69	#		A9			E9	
DCB02DR2	2A	RW		6A			AA			EA	
DCB02CR0	2B	#		6B			AB			EB	
DCB03DR0	2C	#	TMP_DR0	6C	RW		AC			EC	
DCB03DR1	2D	W	TMP_DR1	6D	RW		AD			ED	
DCB03DR2	2E	RW	TMP_DR2	6E	RW		AE			EE	
DCB03CR0	2F	#	TMP_DR3	6F	RW		AF			EF	
	30			70		RDI0RI	В0	RW		F0	
	31			71		RDI0SYN	B1	RW		F1	
	32		ACE00CR1	72	RW	RDI0IS	B2	RW		F2	
	33		ACE00CR2	73	RW	RDI0LT0	B3	RW		F3	
	34			74		RDI0LT1	B4	RW		F4	
	35			75		RDI0RO0	B5	RW		F5	
	36		ACE01CR1	76	RW	RDI0RO1	B6	RW		F6	
	37		ACE01CR2	77	RW		B7		CPU_F	F7	RL
	38			78			B8			F8	
	39			79			B9			F9	
	3A			7A			BA			FA	
	3B			7B			BB			FB	
	3C			7C			BC			FC	
	3D			7D			BD		DAC_D	FD	RW
	3E			7E			BE		CPU_SCR1	FE	#
	3F			7F			BF		CPU_SCR0	FF	#

Blank fields are Reserved and must not be accessed.

Access is bit specific.

Table 10. Register Map 1 Table: Configuration Space

Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access
PRT0DM0	00	RW		40		ASE10CR0	80	RW		CO	
PRT0DM1	01	RW		41			81			C1	
PRT0IC0	02	RW		42			82			C2	
PRT0IC1	03	RW		43			83			C3	
PRT1DM0	04	RW		44		ASE11CR0	84	RW		C4	
PRT1DM1	05	RW		45			85			C5	
PRT1IC0	06	RW		46			86			C6	
PRT1IC1	07	RW		47			87			C7	
PRT2DM0	08	RW		48			88			C8	
PRT2DM1	09	RW		49			89			C9	
PRT2IC0	0A	RW		4A			8A			CA	
PRT2IC1	0B	RW		4B			8B			CB	
PRT3DM0	0C	RW		4C			8C			CC	
PRT3DM1	0D	RW		4D			8D			CD	
PRT3IC0	0E	RW		4E			8E			CE	
PRT3IC1	0F	RW		4F			8F			CF	
	10			50			90		GDI_O_IN	D0	RW
	11			51			91		GDI_E_IN	D1	RW
	12			52			92		GDI_O_OU	D2	RW
	13			53			93		GDI_E_OU	D3	RW
	14			54			94			D4	

Blank fields are Reserved and must not be accessed.

Access is bit specific.

Document Number: 38-12025 Rev. *M



Table 10. Register Map 1 Table: Configuration Space (continued)

Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access
	15			55			95			D5	
	16			56			96			D6	
	17			57			97			D7	
	18			58			98		MUX_CR0	D8	RW
	19			59			99		MUX_CR1	D9	RW
	1A			5A			9A		MUX_CR2	DA	RW
	1B			5B			9B		MUX_CR3	DB	RW
	1C			5C			9C			DC	
	1D			5D			9D		OSC_GO_EN	DD	RW
	1E			5E			9E		OSC_CR4	DE	RW
BBBaasti	1F	DIM	011/ 020	5F	D144		9F		OSC_CR3	DF	RW
DBB00FN	20	RW	CLK_CR0	60	RW		A0		OSC_CR0	E0	RW
DBB00IN	21	RW	CLK_CR1	61	RW		A1		OSC_CR1	E1	RW
DBB00OU	22	RW	ABF_CR0	62	RW		A2		OSC_CR2	E2	RW
DDDO4EN	23	DW	AMD_CR0	63	RW		A3		VLT_CR	E3	RW
DBB01FN	24	RW	CMP_GO_EN	64	RW		A4		VLT_CMP	E4	R
DBB01IN	25	RW	AMD CD4	65	RW		A5		ADC0_TR	E5	RW
DBB01OU	26 27	RW	AMD_CR1 ALT_CR0	66 67	RW		A6 A7		ADC1_TR	E6 E7	RW
DCB02FN	28	RW	ALI_CRU	68	KVV		A8		IMO TD	E8	W
DCB02FN DCB02IN	29	RW		69		_	A9		IMO_TR ILO_TR	E9	W
DCB02IN DCB02OU	29 2A	RW	_	6A		_	AA		BDG_TR	EA	RW
DCB02O0	2B	IXVV	CLK_CR3	6B	RW		AB		ECO_TR	EB	W
DCB03FN	2C	RW	TMP_DR0	6C	RW		AC		LCO_IIX	EC	• • • • • • • • • • • • • • • • • • • •
DCB03IN	2D	RW	TMP_DR1	6D	RW		AD		1	ED	
DCB03OU	2E	RW	TMP_DR2	6E	RW		AE			EE	
Вовосо	2F	100	TMP_DR3	6F	RW		AF			EF	
	30			70		RDI0RI	B0	RW	1	F0	
	31		1	71		RDI0SYN	B1	RW	1	F1	
	32		ACE00CR1	72	RW	RDI0IS	B2	RW	1	F2	
	33		ACE00CR2	73	RW	RDI0LT0	В3	RW		F3	
	34			74		RDI0LT1	B4	RW	1	F4	
	35			75		RDI0RO0	B5	RW		F5	
	36		ACE01CR1	76	RW	RDI0RO1	B6	RW		F6	
	37		ACE01CR2	77	RW		B7		CPU_F	F7	RL
	38			78			B8			F8	
	39			79			B9			F9	
	3A			7A			BA		FLS_PR1	FA	RW
	3B			7B			BB			FB	
	3C			7C			BC			FC	
	3D			7D			BD		DAC_CR	FD	RW
	3E			7E			BE		CPU_SCR1	FE	#
	3F			7F			BF		CPU_SCR0	FF	#

Blank fields are Reserved and must not be accessed.

Access is bit specific.



Electrical Specifications

This section presents the DC and AC electrical specifications of the CY8C21x34 PSoC device. For up to date electrical specifications, visit the web site http://www.cypress.com/psoc.


VddVoltage

93 kHz

Specifications are valid for -40°C \leq T_A \leq 85°C and T_J \leq 100°C as specified, except where noted.

Refer Table 25 on page 26 for the electrical specifications on the internal main oscillator (IMO) using SLIMO mode.

Figure 13. Voltage versus CPU Frequency



SLIMO Mode=1

SLIMO Mode=0

SLIMO Mode=0

SLIMO Mode=0

SLIMO Mode=1

SLIMO Mode=1

SLIMO Mode=1

Mode=1

6 MHz

IMOFrequency

12 MHz

24 MHz

Table 11 lists the units of measure that are used in this section.

Table 11. Units of Measure

Symbol	Unit of Measure	Symbol	Unit of Measure
°C	degree Celsius	μW	microwatts
dB	decibels	mA	milli-ampere
fF	femto farad	ms	milli-second
Hz	hertz	mV	milli-volts
KB	1024 bytes	nA	nanoampere
Kbit	1024 bits	ns	nanosecond
kHz	kilohertz	nV	nanovolts
kΩ	kilohm	W	ohm
MHz	megahertz	рА	picoampere
ΜΩ	megaohm	pF	picofarad
μΑ	microampere	рр	peak-to-peak
μF	microfarad	ppm	parts per million
μН	microhenry	ps	picosecond
μS	microsecond	sps	samples per second
μV	microvolts	S	sigma: one standard deviation
μVrms	microvolts root-mean-square	V	volts

Document Number: 38-12025 Rev. *M Page 18 of 43



Absolute Maximum Ratings

Table 12. Absolute Maximum Ratings

Symbol	Description	Min	Тур	Max	Units	Notes
T _{STG}	Storage Temperature	-55	25	+100	°C	Higher storage temperatures reduce data retention time. Recommended storage temperature is +25°C ± 25°C. Extended duration storage temperatures above 65°C degrade reliability.
T _A	Ambient Temperature with Power Applied	-40	_	+85	°C	
Vdd	Supply Voltage on Vdd Relative to Vss	-0.5	_	+6.0	V	
V _{IO}	DC Input Voltage	Vss - 0.5	_	Vdd + 0.5	V	
V _{IOZ}	DC Voltage Applied to Tri-state	Vss - 0.5	_	Vdd + 0.5	V	
I _{MIO}	Maximum Current into any Port Pin	-25	_	+50	mA	
ESD	Electro Static Discharge Voltage	2000	-	_	V	Human Body Model ESD.
LU	Latch-up Current	-	-	200	mA	

Operating Temperature

Table 13. Operating Temperature

Symbol	Description	Min	Тур	Max	Units	Notes
T _A	Ambient Temperature	-40	_	+85	°C	
Тл	Junction Temperature	-40	_	+100	°C	The temperature rise from ambient to junction is package specific. See Table 40 on page 38. The user must limit the power consumption to comply with this requirement.

DC Electrical Characteristics

DC Chip-Level Specifications

Table 14 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C \leq T_A \leq 85°C, 3.0V to 3.6V and -40°C \leq T_A \leq 85°C, or 2.4V to 3.0V and -40°C \leq T_A \leq 85°C, respectively. Typical parameters apply to 5V, 3.3V, or 2.7V at 25°C and are for design guidance only.

Table 14. DC Chip-Level Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
Vdd	Supply Voltage	2.40	_	5.25	V	See Table 23 on page 24.
I _{DD}	Supply Current, IMO = 24 MHz	_	3	4	mA	Conditions are Vdd = $5.0V$, $T_A = 25^{\circ}C$, CPU = 3 MHz, 48 MHz disabled. VC1 = 1.5 MHz, VC2 = 93.75 kHz, VC3 = 0.366 kHz.
I _{DD3}	Supply Current, IMO = 6 MHz using SLIMO mode.	_	1.2	2	mA	Conditions are Vdd = $3.3V$, $T_A = 25^{\circ}C$, CPU = 3 MHz, clock doubler disabled. VC1 = 375 kHz, VC2 = 23.4 kHz, VC3 = 0.091 kHz.
I _{DD27}	Supply Current, IMO = 6 MHz using SLIMO mode.	-	1.1	1.5	mA	Conditions are Vdd = 2.55V, $T_A = 25^{\circ}\text{C}$, CPU = 3 MHz, clock doubler disabled. VC1 = 375 kHz, VC2 = 23.4 kHz, VC3 = 0.091 kHz.

Document Number: 38-12025 Rev. *M Page 19 of 43



Table 14. DC Chip-Level Specifications (continued)

Symbol	Description	Min	Тур	Max	Units	Notes
I _{SB27}	Sleep (Mode) Current with POR, LVD, Sleep Timer, WDT, and internal slow oscillator active. Mid temperature range.	_	2.6	4.	μА	Vdd = 2.55V, $0^{o}C \le T_{A} \le 40^{o}C$.
I _{SB}	Sleep (Mode) Current with POR, LVD, Sleep Timer, WDT, and internal slow oscillator active.	_	2.8	5	μΑ	$Vdd = 3.3V, -40^{o}C \le T_{A} \le 85^{o}C.$
V_{REF}	Reference Voltage (Bandgap)	1.28	1.30	1.32	V	Trimmed for appropriate Vdd. Vdd = 3.0V to 5.25V.
V _{REF27}	Reference Voltage (Bandgap)	1.16	1.30	1.33	V	Trimmed for appropriate Vdd. Vdd = 2.4V to 3.0V.
AGND	Analog Ground	V _{REF} - 0.003	V_{REF}	V _{REF} + 0.003	V	

DC General Purpose IO Specifications

The following tables list the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C \leq T_A \leq 85°C, 3.0V to 3.6V and -40°C \leq T_A \leq 85°C, or 2.4V to 3.0V and -40°C \leq T_A \leq 85°C, respectively. Typical parameters apply to 5V, 3.3V, and 2.7V at 25°C and are for design guidance only.

Table 15. 5V and 3.3V DC GPIO Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
R _{PU}	Pull up Resistor	4	5.6	8	kΩ	
R _{PD}	Pull down Resistor	4	5.6	8	kΩ	
V _{OH}	High Output Level	Vdd - 1.0	_	_	V	IOH = 10 mA, Vdd = 4.75 to 5.25V (8 total loads, 4 on even port pins (for example, P0[2], P1[4]), 4 on odd port pins (for example, P0[3], P1[5])).
V _{OL}	Low Output Level	_	_	0.75	V	IOL = 25 mA, Vdd = 4.75 to 5.25V (8 total loads, 4 on even port pins (for example, P0[2], P1[4]), 4 on odd port pins (for example, P0[3], P1[5])).
V_{IL}	Input Low Level	_	_	0.8	V	Vdd = 3.0 to 5.25.
V_{IH}	Input High Level	2.1	_		V	Vdd = 3.0 to 5.25.
V_{H}	Input Hysteresis	_	60	_	mV	
I _{IL}	Input Leakage (Absolute Value)	_	1	_	nA	Gross tested to 1 μA.
C _{IN}	Capacitive Load on Pins as Input	_	3.5	10	pF	Package and pin dependent. Temp = 25°C.
C _{OUT}	Capacitive Load on Pins as Output	_	3.5	10	pF	Package and pin dependent. Temp = 25°C.

Table 16. 2.7V DC GPIO Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
R _{PU}	Pull up Resistor	4	5.6	8	kΩ	
R _{PD}	Pull down Resistor	4	5.6	8	kΩ	
V _{OH}	High Output Level	Vdd - 0.4	_	_	V	IOH = 2.5 mA (6.25 Typ), Vdd = 2.4 to 3.0V (16 mA maximum, 50 mA Typ combined IOH budget).
V _{OL}	Low Output Level	-	_	0.75	V	IOL = 10 mA, Vdd = 2.4 to 3.0V (90 mA maximum combined IOL budget).
V_{IL}	Input Low Level	_	-	0.75	V	Vdd = 2.4 to 3.0.

Document Number: 38-12025 Rev. *M Page 20 of 43



Table 16. 2.7V DC GPIO Specifications (continued)

Symbol	Description	Min	Тур	Max	Units	Notes
V _{IH}	Input High Level	2.0	_	_	V	Vdd = 2.4 to 3.0.
V _H	Input Hysteresis	_	90	_	mV	
I _{IL}	Input Leakage (Absolute Value)	_	1	_	nA	Gross tested to 1 μA.
C _{IN}	Capacitive Load on Pins as Input	_	3.5	10	pF	Package and pin dependent. Temp = 25°C.
C _{OUT}	Capacitive Load on Pins as Output	_	3.5	10	pF	Package and pin dependent. Temp = 25°C.

DC Operational Amplifier Specifications

The following tables list the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C \leq T_A \leq 85°C, 3.0V to 3.6V and -40°C \leq T_A \leq 85°C, or 2.4V to 3.0V and -40°C \leq T_A \leq 85°C, respectively. Typical parameters apply to 5V, 3.3V, or 2.7V at 25°C and are for design guidance only.

Table 17. 5V DC Operational Amplifier Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V _{OSOA}	Input Offset Voltage (absolute value)	_	2.5	15	mV	
TCV _{OSOA}	Average Input Offset Voltage Drift	_	10	_	μV/ºC	
I _{EBOA} ^a	Input Leakage Current (Port 0 Analog Pins)	_	200	_	рА	Gross tested to 1 μA.
C _{INOA}	Input Capacitance (Port 0 Analog Pins)	_	4.5	9.5	pF	Package and pin dependent. Temp = 25°C.
V _{CMOA}	Common Mode Voltage Range	0.0	_	Vdd - 1	V	
G _{OLOA}	Open Loop Gain	-	80	-	dB	
I _{SOA}	Amplifier Supply Current	_	10	30	μΑ	

a. Atypical behavior: I_{EBOA} of Port 0 Pin 0 is below 1 nA at 25°C; 50 nA over temperature. Use Port 0 Pins 1-7 for the lowest leakage of 200 nA.

Table 18. 3.3V DC Operational Amplifier Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V _{OSOA}	Input Offset Voltage (absolute value)	_	2.5	15	mV	
TCV _{OSOA}	Average Input Offset Voltage Drift	_	10	_	μV/°C	
I _{EBOA} ^a	Input Leakage Current (Port 0 Analog Pins)	_	200	_	pA	Gross tested to 1 μA.
C _{INOA}	Input Capacitance (Port 0 Analog Pins)	_	4.5	9.5	pF	Package and pin dependent. Temp = 25°C.
V _{CMOA}	Common Mode Voltage Range	0	_	Vdd - 1	V	
G _{OLOA}	Open Loop Gain	_	80	_	dB	
I _{SOA}	Amplifier Supply Current	_	10	30	μΑ	

a.Atypical behavior: I_{EBOA} of Port 0 Pin 0 is below 1 nA at 25°C; 50 nA over temperature. Use Port 0 Pins 1-7 for the lowest leakage of 200 nA.

Table 19. 2.7V DC Operational Amplifier Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V _{OSOA}	Input Offset Voltage (absolute value)	_	2.5	15	mV	
TCV _{OSOA}	Average Input Offset Voltage Drift	_	10	_	μV/°C	
I _{EBOA} ^a	Input Leakage Current (Port 0 Analog Pins)	_	200	_	рА	Gross tested to 1 μA.
C _{INOA}	Input Capacitance (Port 0 Analog Pins)	_	4.5	9.5	pF	Package and pin dependent. Temp = 25°C.

Document Number: 38-12025 Rev. *M Page 21 of 43



Table 19. 2.7V DC Operational Amplifier Specifications (continued)

Symbol	Description	Min	Тур	Max	Units	Notes
V_{CMOA}	Common Mode Voltage Range	0	_	Vdd - 1	V	
G _{OLOA}	Open Loop Gain	_	80	_	dB	
I _{SOA}	Amplifier Supply Current	_	10	30	μΑ	

a. Atypical behavior: I_{EBOA} of Port 0 Pin 0 is below 1 nA at 25°C; 50 nA over temperature. Use Port 0 Pins 1-7 for the lowest leakage of 200 nA.

DC Low Power Comparator Specifications

Table 20 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, 3.0V to 3.6V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, or 2.4V to 3.0V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, respectively. Typical parameters apply to 5V at $25^{\circ}C$ and are for design guidance only.

Table 20. DC Low Power Comparator Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
11212	Low power comparator (LPC) reference voltage range	0.2	_	Vdd - 1	V	
I _{SLPC}	LPC supply current	_	10	40	μΑ	
V _{OSLPC}	LPC voltage offset	_	2.5	30	mV	

DC Switch Mode Pump Specifications

Table 21 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, 3.0V to 3.6V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, or 2.4V to 3.0V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, respectively. Typical parameters apply to 5V, 3.3V, or 2.7V at $25^{\circ}C$ and are for design guidance only.

Table 21. DC Switch Mode Pump (SMP) Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V _{PUMP5V}	5V Output Voltage from Pump	4.75	5.0	5.25	V	Configuration of footnote. ^a Average, neglecting ripple. SMP trip voltage is set to 5.0V.
V _{PUMP3V}	3.3V Output Voltage from Pump	3.00	3.25	3.60	V	Configuration of footnote. ^a Average, neglecting ripple. SMP trip voltage is set to 3.25V.
V _{PUMP2V}	2.6V Output Voltage from Pump	2.45	2.55	2.80	V	Configuration of footnote. ^a Average, neglecting ripple. SMP trip voltage is set to 2.55V.
I _{PUMP}	Available Output Current $V_{BAT} = 1.8V, V_{PUMP} = 5.0V$ $V_{BAT} = 1.5V, V_{PUMP} = 3.25V$ $V_{BAT} = 1.3V, V_{PUMP} = 2.55V$	5 8 8	- - -	_ _ _	mA mA mA	Configuration of footnote. ^a SMP trip voltage is set to 5.0V. SMP trip voltage is set to 3.25V. SMP trip voltage is set to 2.55V.
V _{BAT5V}	Input Voltage Range from Battery	1.8	_	5.0	V	Configuration of footnote. ^a SMP trip voltage is set to 5.0V.
V _{BAT3V}	Input Voltage Range from Battery	1.0	_	3.3	V	Configuration of footnote. ^a SMP trip voltage is set to 3.25V.
V _{BAT2V}	Input Voltage Range from Battery	1.0	_	2.8	V	Configuration of footnote. ^a SMP trip voltage is set to 2.55V.
V _{BATSTA} RT	Minimum Input Voltage from Battery to Start Pump	1.2	_	_	V	Configuration of footnote. a 0 o C \leq T _A \leq 100. 1.25V at T _A = -40 o C.
$\begin{array}{c} \Delta V_{PUMP_} \\ \text{Line} \end{array}$	Line Regulation (over Vi range)	-	5	_	%V _O	Configuration of footnote. ^a V _O is the "Vdd Value for PUMP Trip" specified by the VM[2:0] setting in the DC POR and LVD Specification, Table 23 on page 24.

Document Number: 38-12025 Rev. *M Page 22 of 43



Table 21. DC Switch Mode Pump (SMP) Specifications (continued)

Symbol	Description	Min	Тур	Max	Units	Notes
ΔV_{PUMP}_{Load}	Load Regulation	_	5	_	%V _O	Configuration of footnote. ^a V _O is the "Vdd Value for PUMP Trip" specified by the VM[2:0] setting in the DC POR and LVD Specification, Table 23 on page 24.
ΔV _{PUMP} _ Ripple	Output Voltage Ripple (depends on cap/load)	_	100	_	mVpp	Configuration of footnote. ^a Load is 5 mA.
E ₃	Efficiency	35	50	_	%	Configuration of footnote. ^a Load is 5 mA. SMP trip voltage is set to 3.25V.
E ₂	Efficiency	35	80	-	%	For I load = 1mA, V _{PUMP} = 2.55V, V _{BAT} = 1.3V, 10 uH inductor, 1 uF capacitor, and Schottky diode.
F _{PUMP}	Switching Frequency	_	1.3	_	MHz	
DC_{PUMP}	Switching Duty Cycle	_	50	_	%	

a. $L_1 = 2$ mH inductor, $C_1 = 10$ mF capacitor, $D_1 = S$ chottky diode. See Figure 15.

V_{BAT} Battery PSoC C1

Figure 15. Basic Switch Mode Pump Circuit

Document Number: 38-12025 Rev. *M Page 23 of 43



DC Analog Mux Bus Specifications

Table 22 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, 3.0V to 3.6V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, or 2.4V to 3.0V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, respectively. Typical parameters apply to 5V, 3.3V, or 2.7V at $25^{\circ}C$ and are for design guidance only.

Table 22. DC Analog Mux Bus Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
R _{SW}	Switch Resistance to Common Analog Bus	_	_	400	W	$Vdd \geq 2.7V$
				800	W	$2.4V \le Vdd \le 2.7V$
R _{VDD}	Resistance of Initialization Switch to Vdd	_	_	800	W	

DC POR and LVD Specifications

Table 23 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, 3.0V to 3.6V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, or 2.4V to 3.0V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, respectively. Typical parameters apply to 5V, 3.3V, or 2.7V at $25^{\circ}C$ and are for design guidance only.

Table 23. DC POR and LVD Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V _{PPOR0} V _{PPOR1} V _{PPOR2}	Vdd Value for PPOR Trip PORLEV[1:0] = 00b PORLEV[1:0] = 01b PORLEV[1:0] = 10b	_	2.36 2.82 4.55	2.40 2.95 4.70	V V V	Vdd must be greater than or equal to 2.5V during startup, reset from the XRES pin, or reset from Watchdog.
VLVD0 VLVD1 VLVD2 VLVD3 VLVD4 VLVD5 VLVD6 VLVD7	Vdd Value for LVD Trip VM[2:0] = 000b VM[2:0] = 001b VM[2:0] = 010b VM[2:0] = 011b VM[2:0] = 100b VM[2:0] = 101b VM[2:0] = 101b VM[2:0] = 111b	2.40 2.85 2.95 3.06 4.37 4.50 4.62 4.71	2.45 2.92 3.02 3.13 4.48 4.64 4.73 4.81	2.51 ^a 2.99 ^b 3.09 3.20 4.55 4.75 4.83 4.95	V V V V V	
VPUMP0 VPUMP1 VPUMP2 VPUMP3 VPUMP4 VPUMP5 VPUMP6 VPUMP7	Vdd Value for PUMP Trip VM[2:0] = 000b VM[2:0] = 001b VM[2:0] = 010b VM[2:0] = 011b VM[2:0] = 100b VM[2:0] = 101b VM[2:0] = 101b VM[2:0] = 111b	2.45 2.96 3.03 3.18 4.54 4.62 4.71 4.89	2.55 3.02 3.10 3.25 4.64 4.73 4.82 5.00	2.62 ^c 3.09 3.16 3.32 ^d 4.74 4.83 4.92 5.12	V V V V V	

- a. Always greater than 50 mV above V_{PPOR} (PORLEV = 00) for falling supply.
- b. Always greater than 50 mV above V_{PPOR} (PORLEV = 01) for falling supply.
- c. Always greater than 50 mV above V_{LVD0} .
- d. Always greater than 50 mV above V_{LVD3}.



DC Programming Specifications

Table 24 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, 3.0V to 3.6V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, or 2.4V to 3.0V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, respectively. Typical parameters apply to 5V, 3.3V, or 2.7V at $25^{\circ}C$ and are for design guidance only.

Table 24. DC Programming Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
Vdd _{IWRITE}	Supply Voltage for Flash Write Operations	2.70	_	_	V	
I _{DDP}	Supply Current During Programming or Verify	_	5	25	mA	
V _{ILP}	Input Low Voltage During Programming or Verify	_	_	0.8	V	
V _{IHP}	Input High Voltage During Programming or Verify	2.2	_	_	V	
I _{ILP}	Input Current when Applying Vilp to P1[0] or P1[1] During Programming or Verify	_	_	0.2	mA	Driving internal pull down resistor.
I _{IHP}	Input Current when Applying Vihp to P1[0] or P1[1] During Programming or Verify	_	_	1.5	mA	Driving internal pull down resistor.
V _{OLV}	Output Low Voltage During Programming or Verify	_	_	Vss + 0.75	V	
V _{OHV}	Output High Voltage During Programming or Verify	Vdd - 1.0	_	Vdd	V	
Flash _{ENPB}	Flash Endurance (per block)	50,000	_	-	_	Erase/write cycles per block.
Flash _{ENT}	Flash Endurance (total) ^a	1,800, 000	_	_	_	Erase/write cycles.
Flash _{DR}	Flash Data Retention	10	_	_	Years	

a. A maximum of 36 x 50,000 block endurance cycles is allowed. This may be balanced between operations on 36x1 blocks of 50,000 maximum cycles each, 36x2 blocks of 25,000 maximum cycles each, or 36x4 blocks of 12,500 maximum cycles each (to limit the total number of cycles to 36x50,000 and that no single block ever sees more than 50,000 cycles).

Document Number: 38-12025 Rev. *M Page 25 of 43

b For the full industrial range, the user must employ a temperature sensor user module (FlashTemp) and feed the result to the temperature argument before writing. Refer to the Flash APIs Application Note AN2015 at http://www.cypress.com under Application Notes for more information



AC Electrical Characteristics

AC Chip-Level Specifications

The following tables list the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C \leq T_A \leq 85°C, 3.0V to 3.6V and -40°C \leq T_A \leq 85°C, or 2.4V to 3.0V and -40°C \leq T_A \leq 85°C, respectively. Typical parameters apply to 5V, 3.3V, or 2.7V at 25°C and are for design guidance only.

Table 25. 5V and 3.3V AC Chip-Level Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
F _{IMO24}	Internal Main Oscillator Frequency for 24 MHz	23.4	24	24.6 ^{a,b,}	MHz	Trimmed for 5V or 3.3V operation using factory trim values. See Figure 14 on page 18. SLIMO mode = 0.
F _{IMO6}	Internal Main Oscillator Frequency for 6 MHz	5.75	6	6.35 ^{a,b,}	MHz	Trimmed for 5V or 3.3V operation using factory trim values. See Figure 14 on page 18. SLIMO mode = 1.
F _{CPU1}	CPU Frequency (5V Nominal)	0.93	24	24.6 ^{a,b}	MHz	24 MHz only for SLIMO mode = 0.
F _{CPU2}	CPU Frequency (3.3V Nominal)	0.93	12	12.3 ^{b,c}	MHz	
F _{BLK5}	Digital PSoC Block Frequency (5V Nominal)	0	48	49.2 ^{a,b,}	MHz	Refer to the AC Digital Block Specifications.
F _{BLK33}	Digital PSoC Block Frequency (3.3V Nominal)	0	24	24.6 ^{b,d}	MHz	
F _{32K1}	Internal Low Speed Oscillator Frequency	15	32	64	kHz	
Jitter32k	32 kHz RMS Period Jitter	_	100	200	ns	
Jitter32k	32 kHz Peak-to-Peak Period Jitter	_	1400	_		
T _{XRST}	External Reset Pulse Width	10	_	_	μS	
DC24M	24 MHz Duty Cycle	40	50	60	%	
Step24M	24 MHz Trim Step Size	_	50	_	kHz	
Fout48M	48 MHz Output Frequency	46.8	48.0	49.2 ^{a,c}	MHz	Trimmed. Using factory trim values.
Jitter24M1	24 MHz Peak-to-Peak Period Jitter (IMO)	_	600		ps	
F _{MAX}	Maximum frequency of signal on row input or row output.	_	_	12.3	MHz	
T _{RAMP}	Supply Ramp Time	0	_	_	μS	

- a. 4.75V < Vdd < 5.25V.
- b. Accuracy derived from Internal Main Oscillator with appropriate trim for Vdd range.
- c. 3.0V < Vdd < 3.6V. See Application Note AN2012 "Adjusting PSoC Microcontroller Trims for Dual Voltage-Range Operation" for information on trimming for operation at 3.3V.
- d. See the individual user module data sheets for information on maximum frequencies for user modules.

Table 26. 2.7V AC Chip-Level Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
F _{IMO12}	Internal Main Oscillator Frequency for 12 MHz	11.5	12	12.7 ^{a,b,}	MHz	Trimmed for 2.7V operation using factory trim values. See Figure 14 on page 18. SLIMO mode = 1.
F _{IMO6}	Internal Main Oscillator Frequency for 6 MHz	5.75	6	6.35 ^{a,b,}	MHz	Trimmed for 2.7V operation using factory trim values. See Figure 14 on page 18. SLIMO mode = 1.
F _{CPU1}	CPU Frequency (2.7V Nominal)	0.093	3	3.15 ^{a,b}	MHz	24 MHz only for SLIMO mode = 0.
F _{BLK27}	Digital PSoC Block Frequency (2.7V Nominal)	0	12	12.5 ^{a,b,}	MHz	Refer to the AC Digital Block Specifications.
F _{32K1}	Internal Low Speed Oscillator Frequency	8	32	96	kHz	

Document Number: 38-12025 Rev. *M Page 26 of 43



Table 26. 2.7V AC Chip-Level Spe	ecifications (continued)
----------------------------------	--------------------------

Symbol	Description	Min	Тур	Max	Units	Notes
Jitter32k	32 kHz RMS Period Jitter	_	150	200	ns	
Jitter32k	32 kHz Peak-to-Peak Period Jitter	_	1400	_		
T _{XRST}	External Reset Pulse Width	10	_	_	μS	
F _{MAX}	Maximum frequency of signal on row input or row output.	_	_	12.3	MHz	
T _{RAMP}	Supply Ramp Time	0	_	_	μS	

- a. 2.4V < Vdd < 3.0V.
- b. Accuracy derived from Internal Main Oscillator with appropriate trim for Vdd range.
- c. See Application Note AN2012 "Adjusting PSoC Microcontroller Trims for Dual Voltage-Range Operation" for information on maximum frequency for user modules.

Figure 16. 24 MHz Period Jitter (IMO) Timing Diagram



Figure 17. 32 kHz Period Jitter (ILO) Timing Diagram



AC General Purpose IO Specifications

The following tables list the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C \leq T_A \leq 85°C, 3.0V to 3.6V and -40°C \leq T_A \leq 85°C, or 2.4V to 3.0V and -40°C \leq T_A \leq 85°C, respectively. Typical parameters apply to 5V, 3.3V, or 2.7V at 25°C and are for design guidance only.

Table 27. 5V and 3.3V AC GPIO Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
F _{GPIO}	GPIO Operating Frequency	0	_	12	MHz	Normal Strong Mode
TRiseF	Rise Time, Normal Strong Mode, Cload = 50 pF	3	_	18	ns	Vdd = 4.5 to 5.25V, 10% - 90%
TFallF	Fall Time, Normal Strong Mode, Cload = 50 pF	2	_	18	ns	Vdd = 4.5 to 5.25V, 10% - 90%
TRiseS	Rise Time, Slow Strong Mode, Cload = 50 pF	7	27	_	ns	Vdd = 3 to 5.25V, 10% - 90%
TFallS	Fall Time, Slow Strong Mode, Cload = 50 pF	7	22	_	ns	Vdd = 3 to 5.25V, 10% - 90%

Table 28. 2.7V AC GPIO Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
F _{GPIO}	GPIO Operating Frequency	0	_	3	MHz	Normal Strong Mode
TRiseF	Rise Time, Normal Strong Mode, Cload = 50 pF	6	_	50	ns	Vdd = 2.4 to 3.0V, 10% - 90%
TFallF	Fall Time, Normal Strong Mode, Cload = 50 pF	6	_	50	ns	Vdd = 2.4 to 3.0V, 10% - 90%
TRiseS	Rise Time, Slow Strong Mode, Cload = 50 pF	18	40	120	ns	Vdd = 2.4 to 3.0V, 10% - 90%
TFallS	Fall Time, Slow Strong Mode, Cload = 50 pF	18	40	120	ns	Vdd = 2.4 to 3.0V, 10% - 90%

Document Number: 38-12025 Rev. *M Page 27 of 43






Figure 18. GPIO Timing Diagram

AC Operational Amplifier Specifications

Table 29 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, 3.0V to 3.6V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, or 2.4V to 3.0V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, respectively. Typical parameters apply to 5V, 3.3V, or 2.7V at $25^{\circ}C$ and are for design guidance only.

Table 29. AC Operational Amplifier Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
T _{COMP}	Comparator Mode Response Time, 50 mV			100	ns	$Vdd \ge 3.0V.$
	Overdrive			200	ns	2.4V < Vcc < 3.0V.

AC Low Power Comparator Specifications

Table 30 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and $-40^{\circ}C \leq T_A \leq 85^{\circ}C$, 3.0V to 3.6V and $-40^{\circ}C \leq T_A \leq 85^{\circ}C$, or 2.4V to 3.0V and $-40^{\circ}C \leq T_A \leq 85^{\circ}C$, respectively. Typical parameters apply to 5V at $25^{\circ}C$ and are for design guidance only.

Table 30. AC Low Power Comparator Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
T _{RLPC}	LPC response time	_	_	50	μS	≥ 50 mV overdrive comparator
						reference set within V _{REFLPC} .

AC Analog Mux Bus Specifications

Table 31 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, 3.0V to 3.6V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, or 2.4V to 3.0V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, respectively. Typical parameters apply to 5V, 3.3V, or 2.7V at $25^{\circ}C$ and are for design guidance only.

Table 31. AC Analog Mux Bus Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
F _{SW}	Switch Rate	_	_	3.17	MHz	

Document Number: 38-12025 Rev. *M Page 28 of 43



AC Digital Block Specifications

The following tables list the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C \leq T_A \leq 85°C, 3.0V to 3.6V and -40°C \leq T_A \leq 85°C, or 2.4V to 3.0V and -40°C \leq T_A \leq 85°C, respectively. Typical parameters apply to 5V, 3.3V, or 2.7V at 25°C and are for design guidance only.

Table 32. 5V and 3.3V AC Digital Block Specifications

Function	Description	Min	Тур	Max	Units	Notes
All	Maximum Block Clocking Frequency (> 4.75V)			49.2	MHz	4.75V < Vdd < 5.25V.
Functions	Maximum Block Clocking Frequency (< 4.75V)			24.6	MHz	3.0V < Vdd < 4.75V.
Timer	Capture Pulse Width	50 ^a	_	_	ns	
	Maximum Frequency, No Capture	_	_	49.2	MHz	4.75V < Vdd < 5.25V.
	Maximum Frequency, With or Without Capture	_	_	24.6	MHz	
Counter	Enable Pulse Width	50	_	_	ns	
	Maximum Frequency, No Enable Input	_	_	49.2	MHz	4.75V < Vdd < 5.25V.
	Maximum Frequency, Enable Input	_	_	24.6	MHz	
Dead Band	Kill Pulse Width:					
	Asynchronous Restart Mode	20	_	_	ns	
	Synchronous Restart Mode	50	_	_	ns	
	Disable Mode	50	_	_	ns	
	Maximum Frequency	_	_	49.2	MHz	4.75V < Vdd < 5.25V.
CRCPRS (PRS Mode)	Maximum Input Clock Frequency	_	_	49.2	MHz	4.75V < Vdd < 5.25V.
CRCPRS (CRC Mode)	Maximum Input Clock Frequency	_	_	24.6	MHz	
SPIM	Maximum Input Clock Frequency	_	_	8.2	MHz	Maximum data rate at 4.1 MHz due to 2 x over clocking.
SPIS	Maximum Input Clock Frequency	_	_	4.1	MHz	
	Width of SS_Negated Between Transmissions	50	_	_	ns	
Transmitter	Maximum Input Clock Frequency	_	_	24.6	MHz	Maximum data rate at 3.08 MHz due to 8 x over clocking.
	Maximum Input Clock Frequency with Vdd \geq 4.75V, 2 Stop Bits	_	_	49.2	MHz	Maximum data rate at 6.15 MHz due to 8 x over clocking.
Receiver	Maximum Input Clock Frequency	_	_	24.6	MHz	Maximum data rate at 3.08 MHz due to 8 x over clocking.
	Maximum Input Clock Frequency with Vdd ≥ 4.75V, 2 Stop Bits	_	_	49.2	MHz	Maximum data rate at 6.15 MHz due to 8 x over clocking.

a. 50 ns minimum input pulse width is based on the input synchronizers running at 12 MHz (84 ns nominal period).

Document Number: 38-12025 Rev. *M Page 29 of 43



Table 33. 2.7V AC Digital Block Specifications

Function	Description	Min	Тур	Max	Units	Notes
All Functions	Maximum Block Clocking Frequency			12.7	MHz	2.4V < Vdd < 3.0V.
Timer	Capture Pulse Width	100 ^a	_	_	ns	
	Maximum Frequency, With or Without Capture	_	_	12.7	MHz	
Counter	Enable Pulse Width	100	_	_	ns	
	Maximum Frequency, No Enable Input	_	_	12.7	MHz	
	Maximum Frequency, Enable Input	_	_	12.7	MHz	
Dead Band	Kill Pulse Width:					
	Asynchronous Restart Mode	20	_	_	ns	
	Synchronous Restart Mode	100	_	_	ns	
	Disable Mode	100	_	_	ns	
	Maximum Frequency	_	_	12.7	MHz	
CRCPRS (PRS Mode)	Maximum Input Clock Frequency	-	_	12.7	MHz	
CRCPRS (CRC Mode)	Maximum Input Clock Frequency	-	_	12.7	MHz	
SPIM	Maximum Input Clock Frequency	_	_	6.35	MHz	Maximum data rate at 3.17 MHz due to 2 x over clocking.
SPIS	Maximum Input Clock Frequency	_	_	4.1	MHz	
	Width of SS_Negated Between Transmissions	100	_	_	ns	
Transmitter	Maximum Input Clock Frequency	_	_	12.7	MHz	Maximum data rate at 1.59 MHz due to 8 x over clocking.
Receiver	Maximum Input Clock Frequency	_	_	12.7	MHz	Maximum data rate at 1.59 MHz due to 8 x over clocking.

a. 100 ns minimum input pulse width is based on the input synchronizers running at 12 MHz (84 ns nominal period).

AC External Clock Specifications

The following tables list the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C \leq T_A \leq 85°C, or 3.0V to 3.6V and -40°C \leq T_A \leq 85°C, respectively. Typical parameters apply to 5V, 3.3V, or 2.7V at 25°C and are for design guidance only.

Table 34. 5V AC External Clock Specifications

Symbol	Description	Min	Тур	Max	Units
F _{OSCEXT}	Frequency	0.093	_	24.6	MHz
_	High Period	20.6	_	5300	ns
_	Low Period	20.6	_	_	ns
_	Power Up IMO to Switch	150	_	_	μS

Document Number: 38-12025 Rev. *M Page 30 of 43



Table 35. 3.3V AC External Clock Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
F _{OSCEXT}	Frequency with CPU Clock divide by 1	0.093	_	12.3	MHz	Maximum CPU frequency is 12 MHz at 3.3V. With the CPU clock divider set to 1, the external clock must adhere to the maximum frequency and duty cycle requirements.
F _{OSCEXT}	Frequency with CPU Clock divide by 2 or greater	0.186	_	24.6	MHz	If the frequency of the external clock is greater than 12 MHz, the CPU clock divider must be set to 2 or greater. In this case, the CPU clock divider ensures that the fifty percent duty cycle requirement is met.
_	High Period with CPU Clock divide by 1	41.7	_	5300	ns	
_	Low Period with CPU Clock divide by 1	41.7	_	_	ns	
_	Power Up IMO to Switch	150	_	_	μS	

Table 36. 2.7V AC External Clock Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
F _{OSCEXT}	Frequency with CPU Clock divide by 1	0.093	-	3.08	MHz	Maximum CPU frequency is 3 MHz at 2.7V. With the CPU clock divider set to 1, the external clock must adhere to the maximum frequency and duty cycle requirements.
F _{OSCEXT}	Frequency with CPU Clock divide by 2 or greater	0.186	_	6.35	MHz	If the frequency of the external clock is greater than 3 MHz, the CPU clock divider must be set to 2 or greater. In this case, the CPU clock divider ensures that the fifty percent duty cycle requirement is met.
_	High Period with CPU Clock divide by 1	160	_	5300	ns	
_	Low Period with CPU Clock divide by 1	160	_	_	ns	
_	Power Up IMO to Switch	150	_	_	μS	

AC Programming Specifications

Table 37 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, or 3.0V to 3.6V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, respectively. Typical parameters apply to 5V, 3.3V, or 2.7V at $25^{\circ}C$ and are for design guidance only.

Table 37. AC Programming Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
T _{RSCLK}	Rise Time of SCLK	1	_	20	ns	
T _{FSCLK}	Fall Time of SCLK	1	_	20	ns	
T _{SSCLK}	Data Set up Time to Falling Edge of SCLK	40	_	_	ns	
T _{HSCLK}	Data Hold Time from Falling Edge of SCLK	40	_	_	ns	
F _{SCLK}	Frequency of SCLK	0	_	8	MHz	
T _{ERASEB}	Flash Erase Time (Block)	_	15	_	ms	

Document Number: 38-12025 Rev. *M Page 31 of 43



Table 37. AC Programming Specifications (continued)

Symbol	Description	Min	Тур	Max	Units	Notes
T _{WRITE}	Flash Block Write Time	_	30	_	ms	
T _{DSCLK}	Data Out Delay from Falling Edge of SCLK	_	_	45	ns	3.6 < Vdd
T _{DSCLK3}	Data Out Delay from Falling Edge of SCLK	_	_	50	ns	$3.0 \le Vdd \le 3.6$
T _{DSCLK2}	Data Out Delay from Falling Edge of SCLK	_	_	70	ns	$2.4 \le Vdd \le 3.0$

AC I²C Specifications

The following tables list the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C \leq T_A \leq 85°C, 3.0V to 3.6V and -40°C \leq T_A \leq 85°C, or 2.4V to 3.0V and -40°C \leq T_A \leq 85°C, respectively. Typical parameters apply to 5V, 3.3V, or 2.7V at 25°C and are for design guidance only.

Table 38. AC Characteristics of the I^2C SDA and SCL Pins for Vdd $\geq 3.0V$

Cumbal	Description	Stand	dard Mode	Fa	Units	
Symbol		Min	Max	Min	Max	Units
F _{SCLI2C}	SCL Clock Frequency	0	100	0	400	kHz
T _{HDSTAI2C}	Hold Time (repeated) START Condition. After this period, the first clock pulse is generated.	4.0	-	0.6	-	μs
T _{LOWI2C}	LOW Period of the SCL Clock	4.7	_	1.3	_	μS
T _{HIGHI2C}	HIGH Period of the SCL Clock	4.0	_	0.6	_	μS
T _{SUSTAI2C}	Set-up Time for a Repeated START Condition	4.7	_	0.6	_	μS
T _{HDDATI2C}	Data Hold Time	0	_	0	_	μS
T _{SUDATI2C}	Data Set-up Time	250	_	100 ^a	_	ns
T _{SUSTOI2C}	Set-up Time for STOP Condition	4.0	_	0.6	_	μS
T _{BUFI2C}	Bus Free Time Between a STOP and START Condition	4.7	_	1.3	_	μS
T _{SPI2C}	Pulse Width of spikes are suppressed by the input filter.	_	-	0	50	ns

a. A Fast-Mode I2C-bus device may be used in a Standard-Mode I2C-bus system, but the requirement $t_{SU;DAT} \ge 250$ ns must then be met. This is automatically the case if the device does not stretch the LOW period of the SCL signal. If such device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line $t_{rmax} + t_{SU;DAT} = 1000 + 250 = 1250$ ns (according to the Standard-Mode I2C-bus specification) before the SCL line is released.

Table 39. 2.7V AC Characteristics of the I²C SDA and SCL Pins (Fast Mode not Supported)

Symbol	Description	Stand	lard Mode	Fas	Fast Mode		
	Description	Min	Max	Min	Max	Units	
F _{SCLI2C}	SCL Clock Frequency	0	100	_	_	kHz	
T _{HDSTAI2C}	Hold Time (repeated) START Condition. After this period, the first clock pulse is generated.	4.0		_	_	μs	
T _{LOWI2C}	LOW Period of the SCL Clock	4.7	_	_	_	μS	
T _{HIGHI2C}	HIGH Period of the SCL Clock	4.0	_	_	_	μS	
T _{SUSTAI2C}	Set up Time for a Repeated START Condition	4.7	-	-	_	μs	
T _{HDDATI2C}	Data Hold Time	0	_	_	_	μS	


Document Number: 38-12025 Rev. *M Page 32 of 43



Table 39. 2.7V AC Characteristics of the I²C SDA and SCL Pins (Fast Mode not Supported) (continued)

Symbol	Description	Standa	rd Mode	Fast	Units	
	Description	Min	Max	Min	Max	Oillis
T _{SUDATI2C}	Data Set-up Time	250	_	_	_	ns
T _{SUSTOI2C}	Set up Time for STOP Condition	4.0	_	_	_	μS
T _{BUFI2C}	Bus Free Time Between a STOP and START Condition	4.7	_	_	_	μS
T _{SPI2C}	Pulse Width of spikes are suppressed by the input filter.	_	_	_	_	ns

Figure 19. Definition for Timing for Fast/Standard Mode on the I²C Bus



Document Number: 38-12025 Rev. *M Page 33 of 43



Packaging Information

This section shows the packaging specifications for the CY8C21x34 PSoC device with the thermal impedances for each package.

Important Note Emulation tools may require a larger area on the target PCB than the chip's footprint. For a detailed description of the emulation tools' dimensions, refer to the document titled *PSoC Emulator Pod Dimensions* at http://www.cypress.com/design/MR10161.

Packaging Dimensions

Figure 20. 16-Pin (150-Mil) SOIC





Figure 21. 20-Pin (210-MIL) SSOP



Document Number: 38-12025 Rev. *M Page 34 of 43



Figure 22. 28-Pin (210-Mil) SSOP





Figure 23. 32-Pin (5x5 mm 0.93 MAX) QFN



NOTES:

- 1. M HATCH AREA IS SOLDERABLE EXPOSED PAD.
- 2. REFERENCE JEDEC#: MO-220
- 3. PACKAGE WEIGHT: 0.054g

E-PAD X, Y for this product is 3.53 mm, 3.53 mm (+/-0.11 mm)

4. ALL DIMENSIONS ARE IN MM [MIN/MAX]

5. PACKAGE CODE

PART#	DESCRIPTION
LF32	STANDARD
LY32	PB-FREE

51-85188 *B



SIDE VIEW BOTTOM VIEW TOP VIEW △ 0.05 C 4.90 5.10 0.60 MAX -1.30-(NOM) 4.65 4.85 -- 0.15 REF. 0.23±0.05 0.50 DIA -0.050 MAX PIN 1 ID 0.20 R. 0.450 4.90 5.10 4.65 4.85 0.30-0.50 C-SEATING PLANE NOTES: HATCH AREA IS EXPOSED METAL E-PAD X, Y for this product is 3.53 mm, 3.53 mm (+/-0.11 mm) JEDEC # MO-220 DIMENSIONS IN mm MIN. UNIT PACKAGE WEIGHT: 0.0354 Grams -PACKAGE CODE PART NO. DESCRIPTION LJ32B STANDARD 001-06392 *A LK32B PB-FREE

Figure 24. 32-Pin (5x5 mm 0.60 MAX) QFN

Important Note For information on the preferred dimensions for mounting QFN packages, see the following Application Note at http://www.amkor.com/products/notes_papers/MLFAppNote.pdf.

SIDE VIEW **TOP VIEW BOTTOM VIEW** 4.90 ♦ 0.10 M C A B (0.93 MAX) ₱ 0.05 M
♠ 0.50 Α В PIN #1 CORNER 0.23±0.05 0.20 REF PIN #1 I.D. Ν 0.45 SOLDERABLE 0.20 DIA TYP. EXPOSED 4.90 3.50 3.50 5.10 PÂD \neg 2X 🛆 0.10 C -0.20 -(0.05 MAX) 2X 🛆 0.10 C / 0.10 C 001-30999 **

Figure 25. 32-Pin Sawn QFN Package

Document Number: 38-12025 Rev. *M

Page 36 of 43







Figure 26. 32-Pin Thin Sawn QFN Package

001-42168 *A

LR32D STANDARD
LQ32D PB-FREE

Figure 27. 56-Pin (300-Mil) SSOP



Document Number: 38-12025 Rev. *M



Thermal Impedances

Table 40. Thermal Impedances per Package

Package	Typical θ _{JA} *	Typical θ _{JC}				
16 SOIC	123 °C/W	55 °C/W				
20 SSOP	117 °C/W	41 °C/W				
28 SSOP	96 °C/W	39 °C/W				
32 QFN** 5x5 mm 0.60 MAX	27 °C/W	15 °C/W				
32 QFN** 5x5 mm 0.93 MAX	22 °C/W	12 °C/W				

^{*} $T_J = T_A + Power \times \theta_{JA}$

Solder Reflow Peak Temperature

Following is the minimum solder reflow peak temperature to achieve good solderability.

Table 41. Solder Reflow Peak Temperature

Package	Minimum Peak Temperature*	Maximum Peak Temperature				
16 SOIC	240°C	260°C				
20 SSOP	240°C	260°C				
28 SSOP	240°C	260°C				
32 QFN	240°C	260°C				

^{*}Higher temperatures may be required based on the solder melting point. Typical temperatures for solder are 220 \pm 5°C with Sn-Pb or 245 \pm 5°C with Sn-Ag-Cu paste. Refer to the solder manufacturer specifications.

Document Number: 38-12025 Rev. *M Page 38 of 43

^{**} To achieve the thermal impedance specified for the QFN package, the center thermal pad must be soldered to the PCB ground plane.



Development Tool Selection

This section presents the development tools available for all current PSoC device families including the CY8C21x34 family.

Software

PSoC Designer™

At the core of the PSoC development software suite is PSoC Designer. Used by thousands of PSoC developers, this robust software has been facilitating PSoC designs for half a decade. PSoC Designer is available free of charge at http://www.cypress.com under DESIGN RESOURCES >> Software and Drivers.

PSoC Express™

As the newest addition to the PSoC development software suite, PSoC Express is the first visual embedded system design tool that allows a user to create an entire PSoC project and generate a schematic, BOM, and data sheet without writing a single line of code. Users work directly with application objects such as LEDs, switches, sensors, and fans. PSoC Express is available free of charge at http://www.cypress.com/psocexpress.

PSoC Programmer

Flexible enough to be used on the bench in development, yet suitable for factory programming, PSoC Programmer works either as a standalone programming application or operates directly from PSoC Designer or PSoC Express. PSoC Programmer software is compatible with both PSoC ICE-Cube In-Circuit Emulator and PSoC MiniProg. PSoC programmer is available free ofcharge at http://www.cypress.com/psocprogrammer.

CY3202-C iMAGEcraft C Compiler

CY3202 is the optional upgrade to PSoC Designer that enables the iMAGEcraft C compiler. It can be purchased from the Cypress Online Store. At http://www.cypress.com, click the Online Store shopping cart icon at the bottom of the web page, and click PSoC (Programmable System-on-Chip) to view a current list of available items.

Development Kits

All development kits can be purchased from the Cypress Online Store.

CY3215-DK Basic Development Kit

The CY3215-DK is for prototyping and development with PSoC Designer. This kit supports in-circuit emulation and the software interface allows users to run, halt, and single step the processor and view the content of specific memory locations. Advance emulation features also supported through PSoC Designer. The kit includes:

- PSoC Designer Software CD
- ICE-Cube In-Circuit Emulator
- ICE Flex-Pod for CY8C29x66 Family
- Cat-5 Adapter

- Mini-Eval Programming Board
- 110 ~ 240V Power Supply, Euro-Plug Adapter
- iMAGEcraft C Compiler (Registration Required)
- ISSP Cable
- USB 2.0 Cable and Blue Cat-5 Cable
- 2 CY8C29466-24PXI 28-PDIP Chip Samples

CY3210-ExpressDK PSoC Express Development Kit

The CY3210-ExpressDK is for advanced prototyping and development with PSoC Express (may be used with ICE-Cube In-Circuit Emulator). It provides access to I²C buses, voltage reference, switches, upgradeable modules and more. The kit includes:

- PSoC Express Software CD
- Express Development Board
- 4 Fan Modules
- 2 Proto Modules
- MiniProg In-System Serial Programmer
- MiniEval PCB Evaluation Board
- Jumper Wire Kit
- USB 2.0 Cable
- Serial Cable (DB9)
- 110 ~ 240V Power Supply, Euro-Plug Adapter
- 2 CY8C24423A-24PXI 28-PDIP Chip Samples
- 2 CY8C27443-24PXI 28-PDIP Chip Samples
- 2 CY8C29466-24PXI 28-PDIP Chip Samples

Evaluation Tools

All evaluation tools can be purchased from the Cypress Online Store.

CY3210-MiniProg1

The CY3210-MiniProg1 kit allows a user to program PSoC devices through the MiniProg1 programming unit. The MiniProg is a small, compact prototyping programmer that connects to the PC through a provided USB 2.0 cable. The kit includes:

- MiniProg Programming Unit
- MiniEval Socket Programming and Evaluation Board
- 28-Pin CY8C29466-24PXI PDIP PSoC Device Sample
- 28-Pin CY8C27443-24PXI PDIP PSoC Device Sample
- PSoC Designer Software CD
- Getting Started Guide
- USB 2.0 Cable

Document Number: 38-12025 Rev. *M Page 39 of 43



CY3210-PSoCEval1

The CY3210-PSoCEval1 kit features an evaluation board and the MiniProg1 programming unit. The evaluation board includes an LCD module, potentiometer, LEDs, and plenty of breadboarding space to meet all of your evaluation needs. The kit includes:

- Evaluation Board with LCD Module
- MiniProg Programming Unit
- 28-Pin CY8C29466-24PXI PDIP PSoC Device Sample (2)
- PSoC Designer Software CD
- Getting Started Guide
- USB 2.0 Cable

CY3214-PSoCEvalUSB

The CY3214-PSoCEvalUSB evaluation kit features a development board for the CY8C24794-24LFXI PSoC device. Special features of the board include both USB and capacitive sensing development and debugging support. This evaluation board also includes an LCD module, potentiometer, LEDs, an enunciator and plenty of bread boarding space to meet all of your evaluation needs. The kit includes:

- PSoCEvalUSB Board
- LCD Module
- MIniProg Programming Unit
- Mini USB Cable
- PSoC Designer and Example Projects CD
- Getting Started Guide
- Wire Pack

Accessories (Emulation and Programming)

Table 42. Emulation and Programming Accessories

Part #	Pin Package	Flex-Pod Kit ^a	Foot Kit ^b	Adapter
CY8C21234-24S	16 SOIC	CY3250-21X34	CY3250-16SOIC-FK	Programming adapter converts
CY8C21334-24PVXI	20 SSOP	CY3250-21X34		non-DIP package to DIP footprint. Specific details and
CY8C21434-24LFXI	32 QFN	CY3250-21X34QFN		ordering information for each of
CY8C21534-24PVXI	28 SSOP	CY3250-21X34		the adapters can be found at
CY8C21634-24LFXI	32 QFN	CY3250-21X34QFN	CY3250-32QFN-FK	http://www.emulation.com.

- a. Flex-Pod kit includes a practice flex-pod and a practice PCB, in addition to two flex-pods.
- b. Foot kit includes surface mount feet that can be soldered to the target PCB.

3rd-Party Tools

Several tools have been specially designed by the following 3rd-party vendors to accompany PSoC devices during development and production. Specific details for each of these tools can be found at http://www.cypress.com under DESIGN RESOURCES >> Evaluation Boards.

Device Programmers

All device programmers can be purchased from the Cypress Online Store.

CY3216 Modular Programmer

The CY3216 Modular Programmer kit features a modular programmer and the MiniProg1 programming unit. The modular programmer includes three programming module cards and supports multiple Cypress products. The kit includes:

- Modular Programmer Base
- 3 Programming Module Cards
- MiniProg Programming Unit
- PSoC Designer Software CD
- Getting Started Guide
- USB 2.0 Cable

CY3207ISSP In-System Serial Programmer (ISSP)

The CY3207ISSP is a production programmer. It includes protection circuitry and an industrial case that is more robust than the MiniProg in a production-programming environment.

Note CY3207ISSP needs special software and is not compatible with PSoC Programmer. The kit includes:

- CY3207 Programmer Unit
- PSoC ISSP Software CD
- 110 ~ 240V Power Supply, Euro-Plug Adapter
- USB 2.0 Cable

Build a PSoC Emulator into Your Board

For details on how to emulate your circuit before going to volume production using an on-chip debug (OCD) non-production PSoC device, see Application Note AN2323 "Debugging - Build a PSoC Emulator into Your Board".

Document Number: 38-12025 Rev. *M




Ordering Information

Package	Ordering Code	Flash (Bytes)	SRAM (Bytes)	Switch Mode Pump	Temperature Range	Digital Blocks	Analog Blocks	Digital IO Pins	Analog Inputs ^a	Analog Outputs	XRES Pin
16 Pin (150-Mil) SOIC	CY8C21234-24SXI	8K	512	Yes	-40°C to +85°C	4	4	12	12 ^a	0	No
16 Pin (150-Mil) SOIC (Tape and Reel)	CY8C21234-24SXIT	8K	512	Yes	-40°C to +85°C	4	4	12	12 ^a	0	No
20 Pin (210-Mil) SSOP	CY8C21334-24PVXI	8K	512	No	-40°C to +85°C	4	4	16	16 ^a	0	Yes
20 Pin (210-Mil) SSOP (Tape and Reel)	CY8C21334-24PVXIT	8K	512	No	-40°C to +85°C	4	4	16	16 ^a	0	Yes
28 Pin (210-Mil) SSOP	CY8C21534-24PVXI	8K	512	No	-40°C to +85°C	4	4	24	24 ^a	0	Yes
28 Pin (210-Mil) SSOP (Tape and Reel)	CY8C21534-24PVXIT	8K	512	No	-40°C to +85°C	4	4	24	24 ^a	0	Yes
32 Pin (5x5 mm 0.93 MAX) QFN ^b	CY8C21434-24LFXI	8K	512	No	-40°C to +85°C	4	4	28	28 ^a	0	Yes
32 Pin (5x5 mm 0.93 MAX) QFN b (Tape and Reel)	CY8C21434-24LFXIT	8K	512	No	-40°C to +85°C	4	4	28	28 ^a	0	Yes
32 Pin (5x5 mm 0.60 MAX) QFN ^b	CY8C21434-24LKXI	8K	512	No	-40°C to +85°C	4	4	28	28 ^a	0	Yes
32 Pin (5x5 mm 0.60 MAX) QFN ^b (Tape and Reel)	CY8C21434-24LKXIT	8K	512	No	-40°C to +85°C	4	4	28	28 ^a	0	Yes
32 Pin (5x5 mm 0.93 MAX) QFN ^b	CY8C21634-24LFXI	8K	512	Yes	-40°C to +85°C	4	4	26	26 ^a	0	Yes
32 Pin (5x5 mm 0.93 MAX) QFN ^b (Tape and Reel)	CY8C21634-24LFXIT	8K	512	Yes	-40°C to +85°C	4	4	26	26 ^a	0	Yes
32 Pin (5x5 mm 0.93 MAX) SAWN QFN	CY8C21434-24LTXI	8K	512	No	-40°C to +85°C	4	4	28	28 ^a	0	Yes
32 Pin (5x5 mm 0.93 MAX) SAWN QFN ^b (Tape and Reel)	CY8C21434-24LTXIT	8K	512	No	-40°C to +85°C	4	4	28	28 ^a	0	Yes
32 Pin (5x5 mm 0.60 MAX) THIN SAWN QFN	CY8C21434-24LQXI	8K	512	No	-40°C to +85°C	4	4	28	28 ^a	0	Yes
32 Pin (5x5 mm 0.60 MAX) THIN SAWN QFN (Tape and Reel)	CY8C21434-24LQXIT	8K	512	No	-40°C to +85°C	4	4	28	28 ^a	0	Yes
32 Pin (5x5 mm 0.93 MAX) SAWN QFN ^b	CY8C21634-24LTXI	8K	512	Yes	-40°C to +85°C	4	4	26	26 ^a	0	Yes
32 Pin (5x5 mm 0.93 MAX) SAWN QFN ^b (Tape and Reel)	CY8C21634-24LTXIT	8K	512	Yes	-40°C to +85°C	4	4	26	26 ^a	0	Yes
56 Pin OCD SSOP	CY8C21001-24PVXI	8K	512	Yes	-40°C to +85°C	4	4	26	26 ^a	0	Yes

a. All Digital IO Pins also connect to the common analog mux.b. Refer to the section 32-Pin Part Pinout on page 11 for pin differences.



Ordering Code Definitions





Document History Page

		Y8C21234/C\ : 38-12025	/8C21334/CY8C21434/CY8C21534/CY8C21634 PSoC [®] Mixed-Signal Array			
Revision	ECN	Orig. of Change	Description of Change			
**	227340	HMT	New silicon and document (Revision **).			
*A	235992	SFV	Updated Overview and Electrical Spec. chapters, along with revisions to the 24-pin pinout part. Revised the register mapping tables. Added a SSOP 28-pin part.			
*B	248572	SFV	langed title to include all part #s. Changed 28-pin SSOP from CY8C21434 to CY8C21534. langed pin 9 on the 28-pin SSOP from SMP pin to Vss pin. Added SMP block to architecture agram. Update Electrical Specifications. Added another 32-pin MLF part: CY8C21634.			
*C	277832	HMT	Verify data sheet standards from SFV memo. Add Analog Input Mux to applicable pin outs. Update PSoC Characteristics table. Update diagrams and specs. Final.			
*D	285293	HMT	Update 2.7V DC GPIO spec. Add Reflow Peak Temp. table.			
*E	301739	HMT	DC Chip-Level Specification changes. Update links to new CY.com Portal.			
*F	329104	НМТ	Re-add pinout ISSP notation. Fix TMP register names. Clarify ADC feature. Update Electrical Specifications. Update Reflow Peak Temp. table. Add 32 MLF E-PAD dimensions. Add Thetato Thermal Impedance table. Fix 20-pin package order number. Add CY logo. Update CY copyright.			
*G	352736	HMT	Add new color and logo. Add URL to preferred dimensions for mounting MLF packages. Update Transmitter and Receiver AC Digital Block Electrical Specifications.			
*H	390152	HMT	Clarify MLF thermal pad connection info. Replace 16-pin 300-MIL SOIC with correct 150-MIL.			
*	413404	HMT	Update 32-pin QFN E-Pad dimensions and rev. *A. Update CY branding and QFN convention.			
*J	430185	НМТ	Add new 32-pin 5x5 mm 0.60 thickness QFN package and diagram, CY8C21434-24LKXI. Update thermal resistance data. Add 56-pin SSOP on-chip debug non-production part, CY8C21001-24PVXI. Update typical and recommended Storage Temperature per industrial specs. Update copyright and trademarks.			
*K	677717	НМТ	Add CapSense SNR requirement reference. Add new Dev. Tool section. Add CY8C20x34 to PSoC Device Characteristics table. Add Low Power Comparator (LPC) AC/DC electrical spec. tables. Update rev. of 32-Lead (5x5 mm 0.60 MAX) QFN package diagram.			
*L	2147847	UVS/PYRS	Added 32-Pin QFN Sawn pin diagram, package diagram, and ordering information.			
*M	2273246	UVS/AESA	Added 32 pin thin sawn package diagram.			

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 38-12025 Rev. *M Revised April 18, 2008

Page 43 of 43

[©] Cypress Semiconductor Corporation, 2004-2008. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.